поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M68ICS08GR датащи(PDF) 85 Page - Freescale Semiconductor, Inc

номер детали M68ICS08GR
подробное описание детали  M68HC08 Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68ICS08GR датащи(HTML) 85 Page - Freescale Semiconductor, Inc

Back Button M68ICS08GR Datasheet HTML 81Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 82Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 83Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 84Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 85Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 86Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 87Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 88Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 89Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 408 page
background image
Analog-to-Digital Converter (ADC)
I/O Registers
MC68HC908GR8 — Rev 4.0
Technical Data
MOTOROLA
Analog-to-Digital Converter (ADC)
85
5.8 I/O Registers
These I/O registers control and monitor ADC operation:
ADC status and control register (ADSCR)
ADC data register (ADR)
ADC clock register (ADCLK)
5.8.1 ADC Status and Control Register
Function of the ADC status and control register (ADSCR) is described
here.
COCO/IDMAS — Conversions Complete/Interrupt DMA Select Bit
When the AIEN bit is a logic 0, the COCO/IDMAS is a read-only bit
which is set each time a conversion is completed except in the
continuous conversion mode where it is set after the first conversion.
This bit is cleared whenever the ADSCR is written or whenever the
ADR is read.
If the AIEN bit is a logic 1, the COCO/IDMAS is a read/write bit which
selects either CPU or DMA to service the ADC interrupt request.
Reset clears this bit.
1 = Conversion completed (AIEN = 0)/DMA interrupt (AIEN = 1)
0 = Conversion not completed (AIEN = 0)/CPU interrupt (AIEN = 1)
CAUTION:
Because the MC68HC908GR8 does NOT have a DMA module, the
IDMAS bit should NEVER be set when AIEN is set. Doing so will mask
ADC interrupts and cause unwanted results.
Address:
$0003C
Bit 7
654321
Bit 0
Read:
COCO/
IDMAS
AIEN
ADCO
ADCH4
ADCH3
ADCH2
ADCH1
ADCH0
Write:
Reset:
00011111
Figure 5-2. ADC Status and Control Register (ADSCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com