| поискавой системы для электроныых деталей |
|
M68ICS08GR датащи(PDF) 63 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68ICS08GR датащи(HTML) 63 Page - Freescale Semiconductor, Inc |
|
63 / 408 page ![]() Resets and Interrupts Resets MC68HC908GR8 — Rev 4.0 Technical Data MOTOROLA Resets and Interrupts 63 A power-on reset: • Holds the clocks to the CPU and modules inactive for an oscillator stabilization delay of 4096 CGMXCLK cycles • Drives the RST pin low during the oscillator stabilization delay • Releases the RST pin 32 CGMXCLK cycles after the oscillator stabilization delay • Releases the CPU to begin the reset vector sequence 64 CGMXCLK cycles after the oscillator stabilization delay • Sets the POR bit in the SIM reset status register and clears all other bits in the register Figure 4-2. Power-On Reset Recovery 4.3.3.2 COP Reset A COP reset is an internal reset caused by an overflow of the COP counter. A COP reset sets the COP bit in the system integration module (SIM) reset status register. To clear the COP counter and prevent a COP reset, write any value to the COP control register at location $FFFF. PORRST(1) OSC1 CGMXCLK CGMOUT RST PIN INTERNAL 4096 CYCLES 32 CYCLES 32 CYCLES 1. PORRST is an internally generated power-on reset pulse. RESET Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |