| поискавой системы для электроныых деталей |
|
910GL датащи(PDF) 176 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL датащи(HTML) 176 Page - Intel Corporation |
|
176 / 426 page ![]() Integrated Graphics Device Registers (D2:F0) (Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only) R 176 Datasheet 9.1.3 PCICMD2—PCI Command (D2:F0) PCI Device: 2 Address Offset: 04h Default Value: 0000h Access: RO, R/W Size: 16 bits This 16-bit register provides basic control over the IGD’s ability to respond to PCI cycles. The PCICMD Register in the IGD disables the IGD PCI compliant master accesses to main memory. Bit Access & Default Description 15:11 Reserved 10 R/W 0b Interrupt Disable: This bit disables the device from asserting INTx#. 0 = Enable the assertion of this device’s INTx# signal. 1 = Disable the assertion of this device’s INTx# signal. DO_INTx messages will not be sent to the DMI. 9 RO 0b Fast Back-to-Back (FB2B): Not Implemented. Hardwired to 0. 8 RO 0b SERR Enable (SERRE): Not Implemented. Hardwired to 0. 7 RO 0b Address/Data Stepping Enable (ADSTEP): Not Implemented. Hardwired to 0. 6 RO 0b Parity Error Enable (PERRE): Not Implemented. Hardwired to 0. Since the IGD belongs to the category of devices that does not corrupt programs or data in system memory or hard drives, the IGD ignores any parity error that it detects and continues with normal operation. 5 RO 0b Video Palette Snooping (VPS): This bit is hardwired to 0 to disable snooping. 4 RO 0b Memory Write and Invalidate Enable (MWIE): Hardwired to 0. The IGD does not support memory write and invalidate commands. 3 RO 0b Special Cycle Enable (SCE): This bit is hardwired to 0. The IGD ignores Special cycles. 2 R/W 0b Bus Master Enable (BME): 0 = Disable IGD bus mastering. 1 = Enable the IGD to function as a PCI compliant master. 1 R/W 0b Memory Access Enable (MAE): This bit controls the IGD’s response to memory space accesses. 0 = Disable. 1 = Enable. 0 R/W 0 b I/O Access Enable (IOAE): This bit controls the IGD’s response to I/O space accesses. 0 = Disable. 1 = Enable. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |