поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

910GL датащи(PDF) 102 Page - Intel Corporation

номер детали 910GL
подробное описание детали  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

910GL датащи(HTML) 102 Page - Intel Corporation

Back Button 910GL Datasheet HTML 98Page - Intel Corporation 910GL Datasheet HTML 99Page - Intel Corporation 910GL Datasheet HTML 100Page - Intel Corporation 910GL Datasheet HTML 101Page - Intel Corporation 910GL Datasheet HTML 102Page - Intel Corporation 910GL Datasheet HTML 103Page - Intel Corporation 910GL Datasheet HTML 104Page - Intel Corporation 910GL Datasheet HTML 105Page - Intel Corporation 910GL Datasheet HTML 106Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 426 page
background image
MCHBAR Registers
R
102
Datasheet
5.1.9
C0DRT1—Channel A DRAM Timing Register
MMIO Range:
MCHBAR
Address Offset:
114h
Default Value:
900122hh
Access:
R/W, RO
Size:
32 bits
Bit
Access &
Default
Description
31:24
Reserved
23:20
R/W
9h
Activate to Precharge delay (tRAS). This bit controls the number of DRAM clocks
for tRAS. Minimum recommendations are beside their corresponding encodings.
0h – 3h = Reserved
4h – Fh = Four to Fifteen Clocks respectively.
19
RO
0b
Reserved for Activate to Precharge Delay (tRAS) MAX: It is required that the
Panic Refresh timer be set to a value less than the tRAS maximum. Based on this
setting, a Panic Refresh occurs before TRAS maximum expiration and closes all
the banks.
This bit controls the maximum number of clocks that a DRAM bank can remain
open. After this time period, the DRAM controller will guarantee to pre-charge the
bank. This time period may or may not be set to overlap with time period that
requires a refresh to happen.
The DRAM controller includes a separate tRAS-MAX counter for every supported
bank. With a maximum of four ranks, and four banks per rank, there are 16
counters per channel.
0 = 120 microseconds
1 = Reserved
Note: This register will become Read Only with a value of 0 if the design does
not implement these counters.
tRAS-MAX is not required because a panic refresh will close all banks in a rank
before tRAS-MAX expires.
18:10
Reserved
9:8
R/W
01b
CASB Latency (tCL). This value is programmable on DDR2 DIMMs. The value
programmed here must match the CAS Latency of every DDR2 DIMM in the
system.
Encoding
DDR CL
DDR2 CL
00
3
5
01
2.5
4
10
2
3
11
Reserved
Reserved
7
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com