| поискавой системы для электроныых деталей |
|
910GL датащи(PDF) 102 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL датащи(HTML) 102 Page - Intel Corporation |
|
102 / 426 page ![]() MCHBAR Registers R 102 Datasheet 5.1.9 C0DRT1—Channel A DRAM Timing Register MMIO Range: MCHBAR Address Offset: 114h Default Value: 900122hh Access: R/W, RO Size: 32 bits Bit Access & Default Description 31:24 Reserved 23:20 R/W 9h Activate to Precharge delay (tRAS). This bit controls the number of DRAM clocks for tRAS. Minimum recommendations are beside their corresponding encodings. 0h – 3h = Reserved 4h – Fh = Four to Fifteen Clocks respectively. 19 RO 0b Reserved for Activate to Precharge Delay (tRAS) MAX: It is required that the Panic Refresh timer be set to a value less than the tRAS maximum. Based on this setting, a Panic Refresh occurs before TRAS maximum expiration and closes all the banks. This bit controls the maximum number of clocks that a DRAM bank can remain open. After this time period, the DRAM controller will guarantee to pre-charge the bank. This time period may or may not be set to overlap with time period that requires a refresh to happen. The DRAM controller includes a separate tRAS-MAX counter for every supported bank. With a maximum of four ranks, and four banks per rank, there are 16 counters per channel. 0 = 120 microseconds 1 = Reserved Note: This register will become Read Only with a value of 0 if the design does not implement these counters. tRAS-MAX is not required because a panic refresh will close all banks in a rank before tRAS-MAX expires. 18:10 Reserved 9:8 R/W 01b CASB Latency (tCL). This value is programmable on DDR2 DIMMs. The value programmed here must match the CAS Latency of every DDR2 DIMM in the system. Encoding DDR CL DDR2 CL 00 3 5 01 2.5 4 10 2 3 11 Reserved Reserved 7 Reserved |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |