| поискавой системы для электроныых деталей |
|
TS68230 датащи(PDF) 52 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS68230 датащи(HTML) 52 Page - STMicroelectronics |
|
52 / 61 page ![]() 6.6. AC ELECTRICAL SPECIFICATIONS (VCC = 5.0Vdc ± 5%, VSS = 0Vdc, TA =TL to TH unless otherwise noted) Peripheral Input Timings (figures 6.4) 8MHz 10MHz Number Parameter Min. Max. Min. Max. Unit 14 Port Input Data Valid to H1(H3) Asserted (setup time) 100 60 ns 15 H1(H3) Asserted to Port Input Data Invalid (hold time) 20 20 ns 16 Handshake Input H1(H4) Pulse Width Asserted 40 40 ns 17 Handshake Input H1(H4) Pulse Width Negated 40 40 ns 18 H1(H3) Asserted to H2(H4) Negated (delay time) 150 120 ns 19 CLK Low to H2(H4) Asserted (delay time) 100 100 ns 20 (1 ) H2(H4) Asserted to H1(H3) Asserted 0 0 ns 21 (2 ) CLK Low to H2(H4) Pulse Negated (delay time) 125 125 ns 22 (3 . 4 ) Synchronized H1(H3) to CLK low on which DMAREQ is asserted 2.5 3.5 2.5 3.5 CLK Per 23 CLK low on which DMAREQ is asserted to CLK low on which DMAREQ is negated 2.5 3 2.5 3 CLK Per 30 (5 ) H1(H3) Asserted to CLK High (setup time) 50 40 ns 33 (3 . 4 ) Synchronized H1(H3) to CLK low on which H2(H4) is asserted 3.5 4.5 3.5 4.5 CLK Per 35 CLK Low to DMAREQ Low (delay time) 0 120 0 100 ns 36 CLK Low to DMAREQ High (delay time) 0 120 0 100 ns If these two signals are derived from different sources they will have different instantaneous frequency variations. In this case the frequency applied to the TIN pin must be distinctly less than the frequency at the CLK pin to avoid lost cycles of the TIN signal. With signals derived from different crystal oscillators applied to the TIN and CLK pins with fast rise and fall times, the TIN frequency can approach 80 to 90% of the frequency of the CLK signal without a loss of a cycle of the TIN signal. If these signals are derived from the same frequency source then the frequency of the signal applied to TIN can be 100% of the frequency at the CLK pin. They may be generated by different buffers from the same signal or one may be an inverted version of the other. The TIN signal may be generated by an ’AND’ function of the clock and a control signal. TS68230 52/61 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |