TS68230 datasheet(32/61 Pages) STMICROELECTRONICS

32 / 61 page

cles. Typically, a four clock cycle pulse is ge-

nerated. But in the case that a subsequent H1

asserted edge occurs before termination of the

pulse, H2 is negated asynchronously. Thus,

anytime after the leading edge of the H2 pulse,

new data may be transferred to the double-

buffered output latches. The H2S status bit is

always clear. When H12 enable is clear, H2 is

held negated.

The DMAREQ pin may be associated with either in-

put transfers (H3) or output transfers (H1), but not

both. Refer to table 3.4 for a summary of the port B

data register responses in mode 2.

Programmable Options Mode 2 - Port A Submode XX and Port B Submode XX

Table 3.4 : Mode 2 Port B Data Paths.

Mode

Read Port B Data Register

Write Port B Data Register

FIL, D. B.

IOL/FOL, D. B.

Abbreviations :

IOL - Initial Output Latch

FOL - Final Output Latch

FIL - Final Input Latch

D. B. - Double Buffered

PACR

7 6

Port A Submode

X X

Submode XX.

PACR

5 4 3

H2 Control

X X 0

Output pin - interlocked output handshake protocol, H2S is always cleared.

X X 1

Output pin - pulsed output handshake protocol, H2S is always cleared.

PACR

H2 Interrupt Enable

The H2 interrupt is disabled.

The H2 interrupt is enabled.

PACR

H1 SVCRQ Enable

The H1 interrupt and DMA request are disabled.

The H1 interrupt and DMA request are enabled.

PACR

H1 Status Control

The H1 status bit is set when either the port B initial or final output latch can accept new data. It

is clear when both latches are full and cannot accept new data.

The H1S status bit is set when both of the port B output latches are empty. It is clear when at

least one latch is full.

PBCR

7 6

Port B Submode

X X

Submode XX.

TS68230

32/61

TS68230 датащи(PDF) 32 Page - STMicroelectronics

TS68230 датащи(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

датащи скачать

ссылки URL