| поискавой системы для электроныых деталей |
|
TS68230 датащи(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS68230 датащи(HTML) 29 Page - STMicroelectronics |
|
29 / 61 page ![]() The H3S status bit may be programmed for two in- terpretations : 1. The H3S status bit is set when either the port initial or final output latch can accept new data. It is clear when both latches are full and cannot accept new data. 2. The H3S status bit is set when both of the port output latches are empty. It is clear when at least one latch is full. The programmable options of the H2 pin are : 1. H2 may be an edge-sensitive input pin inde- pendent of H1 and the transfer of port data. On the asserted edge of H2, the H2S status bit is set. It is cleared by either the RESET pin being asserted, writing a one to the particular status bit in the port status register (PSR), or when the H12 enable bit of the port general control re- gister is clear. 2. H2 may be a general-purpose output pin that is always negated. The H2S status bit is al- ways clear. 3. H2 may be a general-purpose output pin that is always asserted. The H2S status bit is al- ways clear. For pins used as inputs, data written to either data register is double buffered and passed to the initial or final output latch, as usual, but the output buffer is disabled (refer to 3.3.2. Submode 01 - Pin-Defi- nable Double-Buffered Output or Non-Latched Input). Programmable Options Mode 1 - Port A Submode XX and Port B Submode X1 PACR 7 6 Port A Submode 0 0 Submode XX. PACR 5 4 3 H2 Control 0 X X Input pin - edge-sensitive status input, H2S is set on an asserted edge. 1 X 0 Output pin - negated, H2S is always cleared. 1 X 1 Output pin - asserted, H2S is always cleared. PACR 2 H2 Interrupt Enable 0 The H2 interrupt is disabled. 1 The H2 interrupt is enabled. PACR 1 H1 SVCRQ Enable 0 The H1 interrupt is disabled. 1 The H1 interrupt is enabled. PACR 0 H1 Status Control X H1 is an edge-sensitive status input. H1S is set by an asserted edge of H1. PBCR 7 6 Port B Submode 0 0 Submode X1. TS68230 29/61 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |