TS68230 datasheet(23/61 Pages) STMICROELECTRONICS

23 / 61 page

PBCR

H4 Interrupt Enable

The H4 interrupt is disabled.

The H4 interrupt is enabled.

PBCR

H3 SVCRQ Enable

The H3 interrupt and DMA request are disabled.

The H3 interrupt and DMA request are enabled.

PBCR

H3 Status Control

The H3S status bit is set when either the port B initial or final output latch can accept new data.

It is clear when both latches are full and cannot accept new data.

The H3S status bit is one when both of the port B output latches are empty. It is clear when at

least one latch is full.

3.3.3. SUBMODE 1X - BIT I/O (PIN-DEFINABLE

SINGLE-BUFFERED OUTPUT OR NON-LAT-

CHED INPUT). In mode 0, simple bit I/O is available

by programming submode 1X in the desired port’s

control register. This submode is intended for appli-

cations in which several independent devices must

be controlled or monitored. Data written to the as-

sociated (input/output) register is single buffered. If

the data direction register bit for that pin is a one

(output), the output buffer is enabled. If it is a zero

(input) data written is still latched, but is not available

at the pin. Data read from the data register is the in-

stantaneous value of the pin or what was written to

the data register, depending on the contents of the

data direction register. H1(H3) is an edge-sensitive

status input pin only and it controls no data related

function. The H1S(H3S) status bit is set following the

asserted edge of the input waveform. It is cleared by

either the RESET pin being asserted, writing a one

to the associated status bit in the port status register

(PSR), or when the H12 enable (H34 enable) bit of

the port general control register is clear. H2 may be

programmed as :

1. H2(H4) may be an edge-sensitive status input

that is independent of H1(H3) and the transfer

of port data. On the asserted edge of H2(H4),

the H2S(H4S) status bit is set. It is cleared by

either the RESET pin being asserted, writing a

one to the particular status bit in the port status

enable) bit of the port general control register

is clear.

2. H2(H4) may be a general-purpose output pin

that is always negated. In this case the

H2S(H4S) status bit is always clear.

3. H2(H4) may be a general-purpose output pin

that is always asserted. In this case the

H2S(H4S) status bit is always clear.

Programmable Options Mode 0 - Port A Submode 01 and Port B Submode 01 (continued)

TS68230

23/61

TS68230 датащи(PDF) 23 Page - STMicroelectronics

TS68230 датащи(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

датащи скачать

ссылки URL