поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SH7721 датащи(PDF) 111 Page - Renesas Technology Corp

номер детали SH7721
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 датащи(HTML) 111 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 107Page - Renesas Technology Corp SH7721 Datasheet HTML 108Page - Renesas Technology Corp SH7721 Datasheet HTML 109Page - Renesas Technology Corp SH7721 Datasheet HTML 110Page - Renesas Technology Corp SH7721 Datasheet HTML 111Page - Renesas Technology Corp SH7721 Datasheet HTML 112Page - Renesas Technology Corp SH7721 Datasheet HTML 113Page - Renesas Technology Corp SH7721 Datasheet HTML 114Page - Renesas Technology Corp SH7721 Datasheet HTML 115Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 1524 page
background image
Section 2
CPU
Rev. 3.00 Jan. 18, 2008 Page 49 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
28
BL
1
R/W
Block
Specifies whether an exception, interrupt, or user
break is enabled or not.
0: Enables an exception, interrupt, or user break.
1: Disables an exception, interrupt, or user break.
The BL bit is set to 1 in reset or exception handling
state.
27 to 10
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
9
8
M
Q
R/W
R/W
M Bit
Q Bit
These bits are used by the DIV0S, DIV0U, and DIV1
instructions. These bits can be changed even in user
mode by using the DIV0S, DIV0U, and DIV1
instructions. These bits are undefined at reset. These
bits do not change in an exception handling state.
7 to 4
I3 to I0
All 1
R/W
Interrupt Mask
Indicates the interrupt mask level. These bits do not
change even if an interrupt occurs. At reset, these bits
are initialized to B'1111. These bits are not affected in
an exception handling state.
3, 2
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
1
S
R/W
Saturation Mode
Specifies the saturation mode for multiply instructions
or multiply and accumulate instructions. This bit can be
specified by the SETS and CLRS instructions in user
mode.
At reset, this bit is undefined. This bit is not affected in
an exception handling state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com