поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7721 датащи(PDF) 64 Page - Renesas Technology Corp

номер детали SH7721
подробное описание детали  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 датащи(HTML) 64 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 60Page - Renesas Technology Corp SH7721 Datasheet HTML 61Page - Renesas Technology Corp SH7721 Datasheet HTML 62Page - Renesas Technology Corp SH7721 Datasheet HTML 63Page - Renesas Technology Corp SH7721 Datasheet HTML 64Page - Renesas Technology Corp SH7721 Datasheet HTML 65Page - Renesas Technology Corp SH7721 Datasheet HTML 66Page - Renesas Technology Corp SH7721 Datasheet HTML 67Page - Renesas Technology Corp SH7721 Datasheet HTML 68Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 1524 page
background image
Section 1
Overview
Rev. 3.00
Jan. 18, 2008
Page 2 of 1458
REJ09B0033-0300
Table 1.1
SH7720/SH7721 Features
Item
Features
CPU
• Renesas Technology Original SuperH architecture
• Upper compatibility with SH-1, SH-2, and SH3-DSP at object code level
• 32-bit internal data bus
• General-register
 Sixteen 32-bit general registers (eight 32-bit shadow registers)
 Five 32-bit control registers
 Four 32-bit system registers
• RISC type instruction set
 Instruction length: 16-bit fixed length for improved code efficiency
 Load/store architecture
 Delayed branch instruction
 Instruction set based on C language
• Instruction execution time: One instruction/cycle for basic instructions
• Logical address space: 4 Gbytes
• Space identifier ASID: 8 bits, 256 logical address spaces
• Five-stage pipeline
DSP operating
unit
• Mixture of 16-bit and 32-bit instructions
• 32-/40-bit internal data bus
• Multiplier, ALU, barrel shifter, and DSP register
• 16-bit x 16-bit → 32-bit one cycle multiplier
• Large-capacity DSP data register file
 Six 32-bit data registers
 Two 40-bit data registers
• Extended Harvard architecture for DSP data buses
 Two data buses
 One instruction bus
• Up to four parallel operations: ALU, multiply, two loads, and store
• Two address units to generating addresses for two memory access
• DSP data addressing modes: Increment, index register addition (with or
without modulo addressing)
• Zero-overhead repeat loop control
• Conditional execution instructions
• User DSP mode and privileged DSP mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com