поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

H838532H датащи(PDF) 238 Page - Renesas Technology Corp

номер детали H838532H
подробное описание детали  16-Bit Single-Chip Microcomputer H8 Family / H8/300H Super Low Power Series
PDF  508 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838532H датащи(HTML) 238 Page - Renesas Technology Corp

Back Button H838532H Datasheet HTML 234Page - Renesas Technology Corp H838532H Datasheet HTML 235Page - Renesas Technology Corp H838532H Datasheet HTML 236Page - Renesas Technology Corp H838532H Datasheet HTML 237Page - Renesas Technology Corp H838532H Datasheet HTML 238Page - Renesas Technology Corp H838532H Datasheet HTML 239Page - Renesas Technology Corp H838532H Datasheet HTML 240Page - Renesas Technology Corp H838532H Datasheet HTML 241Page - Renesas Technology Corp H838532H Datasheet HTML 242Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 238 / 508 page
background image
Section 9 Timers
Rev. 1.00 May 30, 2008 Page 218 of 484
REJ09B0436-0100
Bits 6 and 5: Counter up/down control (TMC6, TMC5)
Selects whether TCC up/down control is performed by hardware using UD pin input, or whether
TCC functions as an up-counter or a down-counter.
Bit 6
TMC6
Bit 5
TMC5
Description
0
0
TCC is an up-counter
(initial value)
0
1
TCC is a down-counter
1
*
Hardware control by UD pin input
UD pin input high: Down-counter
UD pin input low: Up-counter
*: Don’t care
Bits 4 and 3: Reserved bits
Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.
Bits 2 to 0: Clock select (TMC2 to TMC0)
Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling
edge can be selected.
Bit 2
TMC2
Bit 1
TMC1
Bit 0
TMC0
Description
0
0
0
Internal clock:
φ/8192
(initial value)
0
0
1
Internal clock:
φ/2048
0
1
0
Internal clock:
φ/512
0
1
1
Internal clock:
φ/64
1
0
0
Internal clock:
φ/16
1
0
1
Internal clock:
φ/4
1
1
0
Internal clock:
φw/4
1
1
1
External event (TMIC): rising or falling edge*
Note:
*
The edge of the external event signal is selected by bit IEG1 in the IRQ edge select
register (IEGR). See (1) IRQ Edge Select Register (IEGR) in 3.3.2, Interrupt Control
Registers, for details. IRQ1 must be set to 1 in port mode register 1 (PMR1) before
setting 111 in bits TMC2 to TMC0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com