| поискавой системы для электроныых деталей |
|
TMP93CS41 датащи(PDF) 195 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP93CS41 датащи(HTML) 195 Page - Toshiba Semiconductor |
|
195 / 248 page ![]() TMP93CS40/TMP93CS41 2004-02-10 93CS40-193 Protocol 1. Select 9-bit UART mode for the master and slave controllers. 2. Set the SC0MOD<WU> bit of each slave controller to 1 to enable data receiving. 3. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit8)<TB8> is set to “1”. 4. Each slave controller receives the above frame and clears its WU bit to “0” if the above select code matches its own select code. 5. The master controller transmits data to the specified slave controller (the one whose SC0MOD<WU> bit is cleared to “0”). The MSB (bit8)<TB8> is cleared to “0”. 6. The other slave controllers (those with their <WU> bits remaining at 1) ignore the receiving data because their MSBs (bit8 or <RB8>) are set to “0” to disable the INTRX0 interrupt. Slave controllers (with WU = 0) can transmit data to the master controller. In this way they can indicate the end of data reception to the master controller. 8 6 5 4 3 2 1 Bit0 Start Select code of slave controller Stop 7 “1” Bit8 6 5 4 3 2 1 Bit0 Start Data Stop 7 “0” |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |