TMP93CS32F datasheet(44/180 Pages) TOSHIBA

44 / 180 page

TMP93CS32

2004-02-10

93CS32-42

Table 3.5.2 I/O Registers and Specification (1/2)

I/O register

Port

Name

Specification

PnCR

PnFC

Input port

Output port

Port 0

P00 to P07

AD (0 to 7) bus

None

Input port

Output port

AD (8 to 15) bus

Port 1

P10 to P17

A (8 to 15) output

Input port (without pull up)

Input port (with pull up)

Output port

A (0 to 7) Output

Port 2

P20 to P27

A (16 to 23) output

Output port

Outputs RD only when accessing external space

P30

Always outputs RD

None

Output port

P31

Outputs WR only when accessing external space

None

Input port (without pull up)

Input port (with pull up)

Output port

P32

HWR

output

Input port/INT0 input (Note 1)

Port 3

P35

Output port

None

Input port

Output port

P41

TO3 output

Input port/TI4/INT4 input

P42

Output port

Input port/TI5/INT5 input

P43

Output port

None

Input port

Output port

P44

TO4 output

Input port/TI6/INT6 input

P45

Output port

Input port/TI7/INT7 input

P46

Output port

None

Input port

Output port

Port 4

P47

TO6 output

Input port

Port 5

P50 to P57

AN0 to AN5 input (Note 2)

None

X: Don’t care

Note 1: Using P35 pin as INT0, IIMC register has to be set enable interrupt.

Note 2: Using P50 to P55 pins as input channels for the AD converter, the channels are selected by

ADMOD1<ADCH2:0>.

TMP93CS32F датащи(PDF) 44 Page - Toshiba Semiconductor

TMP93CS32F датащи(HTML) 44 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL