| поискавой системы для электроныых деталей |
|
AM62A7 датащи(PDF) 136 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM62A7 датащи(HTML) 136 Page - Texas Instruments |
|
136 / 238 page ![]() 7.10.5.11 GPMC For more details about features and additional description information on the device General-Purpose Memory Controller, see the corresponding subsections within Signal Descriptions and Detailed Description sections. Table 7-62 presents timing conditions for GPMC. Table 7-62. GPMC Timing Conditions PARAMETER MIN MAX UNIT INPUT CONDITIONS SRI Input slew rate 1.65 4 V/ns OUTPUT CONDITIONS CL Output load capacitance 2 20 pF PCB CONNECTIVITY REQUIREMENTS td(Trace Delay) Propagation delay of each trace 133 MHz Synchronous Mode 140 360 ps All other modes 140 720 ps td(Trace Mismatch Delay) Propagation delay mismatch across all traces 200 ps For more information, see General-Purpose Memory Controller (GPMC) section in Peripherals chapter in the device TRM. 7.10.5.11.1 GPMC and NOR Flash — Synchronous Mode Table 7-63 and Table 7-64 present timing requirements and switching characteristics for GPMC and NOR Flash - Synchronous Mode. Table 7-63. GPMC and NOR Flash Timing Requirements — Synchronous Mode see Figure 7-46, Figure 7-47, and Figure 7-50 NO. PARAMETER DESCRIPTION MODE(4) MIN MAX MIN MAX UNIT GPMC_FCLK = 100 MHz(1) GPMC_FCLK = 133 MHz(1) F12 tsu(dV-clkH) Setup time, input data GPMC_AD[15:0] valid before output clock GPMC_CLK high div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 1.61 0.92 ns not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 0.86 3.41 ns F13 th(clkH-dV) Hold time, input data GPMC_AD[15:0] valid after output clock GPMC_CLK high div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 2.09 2.09 ns not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 2.09 2.09 ns F21 tsu(waitV-clkH) Setup time, input wait GPMC_WAIT[j](2) (3) valid before output clock GPMC_CLK high div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 1.61 0.92 ns not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 0.86 3.41 ns F22 th(clkH-waitV) Hold time, input wait GPMC_WAIT[j](2) (3) valid after output clock GPMC_CLK high div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 2.09 2.09 ns not_div_by_1_mode; GPMC_FCLK_MUX; TIMEPARAGRANULARITY_X1 2.09 2.09 ns (1) GPMC_FCLK select AM62A7, AM62A7-Q1, AM62A3, AM62A3-Q1 SPRSP77A – MARCH 2023 – REVISED AUGUST 2023 www.ti.com 136 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: AM62A7 AM62A7-Q1 AM62A3 AM62A3-Q1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |