поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCA5010 датащи(PDF) 21 Page - NXP Semiconductors

номер детали PCA5010
подробное описание детали  Pager baseband controller
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA5010 датащи(HTML) 21 Page - NXP Semiconductors

Back Button PCA5010 Datasheet HTML 17Page - NXP Semiconductors PCA5010 Datasheet HTML 18Page - NXP Semiconductors PCA5010 Datasheet HTML 19Page - NXP Semiconductors PCA5010 Datasheet HTML 20Page - NXP Semiconductors PCA5010 Datasheet HTML 21Page - NXP Semiconductors PCA5010 Datasheet HTML 22Page - NXP Semiconductors PCA5010 Datasheet HTML 23Page - NXP Semiconductors PCA5010 Datasheet HTML 24Page - NXP Semiconductors PCA5010 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 112 page
background image
1998 Nov 02
21
Philips Semiconductors
Product specification
Pager baseband controller
PCA5010
6.8.2
TIMING
The timing of the I2C-bus interface is based on the internal
6 MHz clock. The phases of this clock divided-by-4 are
used as a reference in the 400 kHz mode and
divided-by-16 in the 100 kHz mode. In the following
context ‘T’ (333 ns or 1.33
µs) denotes a single phase of
this clock.
The transfer of a single bit lasts 9 T. SCL is HIGH for 5 T.
When receiving data, the PCA5010 samples the SDA line
after 3 T while SCL is HIGH.
The implemented I2C-bus Interface operates according to
the timing diagram in Fig.9.
The open-drain I2C-bus outputs are implemented as slew
rate controlled driver stages, to minimize the negative
impact of I2C-bus activity on the pager sensitivity while the
pager is receiving. Typical waveforms on P1.7 (SDA) and
P1.6 (SCL) are shown in Fig.10.
Because SDA and SCL are open-drain type I/Os, only the
falling edge is determined by the driver characteristics.
The static sink current when driving LOW and the slope of
the rising edges are determined by the capacitive I2C-bus
load and its resistive termination (pull-up to VDD).
Fig.9 Timing of the I2C-bus interface.
handbook, full pagewidth
MGR337
3T
4T
START
SCL
SDA
STOP
5T
2T
2T
2T
TX bit
2T
2T
5T
2T
2T
3T
2T
RX bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com