PCA5010 datasheet(7/112 Pages) PHILIPS

7 / 112 page

1998 Nov 02

Philips Semiconductors

Product speciﬁcation

Pager baseband controller

PCA5010

P1.4

I/O

If the UART is disabled (ENS1 in S1CON.4 = 0) then P1.4 can be used as

general purpose P1 port pin. If the UART function is required, then a logic 1

must be written to P1.4. This I/O then becomes the TXD/clock line of the UART.

P1.4 has external interrupt INT6 (X6) assigned.

VSS

ground (connected to substrate)

VDD

supply voltage for the core logic and most peripheral drivers of the PCA5010

(see VDDA)

ALE

I/O

Address Latch Enable: Output pulse for latching the low byte of the address

during an access to external memory.

PSEN

I/O

Program Store Enable: The read strobe to external program memory. When

the device is executing code from the external program memory, PSEN is

activated for each code byte fetch.

I/O

External Access Enable: EA must be externally held LOW to enable the

device to fetch code from external program memory locations 0000H to 7FFFH.

If EA is held HIGH, the device executes from internal program memory unless

the program counter contains an address greater the 7FFFH (32 kbytes).

TCLK

clock input for use as timing reference in external access mode and emulation

VPP

Programming voltage (12.5 V) for the OTP. Is connected to VSS in the

application.

P1.6

I/O

If the I2C-bus is disabled (ENS1 in S1CON.6 = 0) then P1.6 can be used as

general purpose P1 port pin. If the I2C-bus function is required, then a logic 1

must be written to P1.6. This I/O then becomes the clock line of the I2C-bus.

P1.6 is equipped with an open-drain output buffer. The pin has no clamp diode

to VDD.

P1.7

I/O

If the I2C-bus is disabled (ENS1 in S1CON.6 = 0) then P1.7 can be used as

general purpose P1 port pin. If the I2C-bus function is required, then a logic 1

must be written to P1.7. This I/O then becomes the data line of the I2C-bus.

P1.7 is equipped with an open-drain output buffer. The pin has no clamp diode

to VDD.

XTL2

output from the current source oscillator ampliﬁer

XTL1

input to the inverting oscillator ampliﬁer and time reference for pager decoder,

real-time clock and timers

VBAT

Supply terminal from battery. Is used for supplying parts of the chip that need to

operate at all times.

VDD(DC)

Supply voltage output of the DC/DC converter. An external capacitor is

required.

VIND

Current input for the DC/DC converter. The booster inductor needs to be

connected externally.

VSS(DC)

ground (connected to substrate) OTP

RESETIN

Schmitt trigger reset input for the PCA5010. External R and C need to be

connected to the battery supply. All internal storage elements (except

microcontroller RAM) are initialized when this input is activated.

SYMBOL

TYPE

DESCRIPTION

PCA5010 датащи(PDF) 7 Page - NXP Semiconductors

PCA5010 датащи(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL