поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCA5010 датащи(PDF) 86 Page - NXP Semiconductors

номер детали PCA5010
подробное описание детали  Pager baseband controller
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA5010 датащи(HTML) 86 Page - NXP Semiconductors

Back Button PCA5010 Datasheet HTML 82Page - NXP Semiconductors PCA5010 Datasheet HTML 83Page - NXP Semiconductors PCA5010 Datasheet HTML 84Page - NXP Semiconductors PCA5010 Datasheet HTML 85Page - NXP Semiconductors PCA5010 Datasheet HTML 86Page - NXP Semiconductors PCA5010 Datasheet HTML 87Page - NXP Semiconductors PCA5010 Datasheet HTML 88Page - NXP Semiconductors PCA5010 Datasheet HTML 89Page - NXP Semiconductors PCA5010 Datasheet HTML 90Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 112 page
background image
1998 Nov 02
86
Philips Semiconductors
Product specification
Pager baseband controller
PCA5010
Notes
1. DC/DC converter configured with inductor of L = 470
µH, SRL = 5 Ω, input capacitance of Ci = 4.7 µF, ESR = 0.5 Ω,
VDD output capacitor Co = 4.7 µF, ESR = 0.5 Ω, RBAT <1 Ω.
2. This parameter is not tested during production; it is guaranteed by design.
3. This parameter depends on external components.
4. At high load or low battery voltage the inductor charge time can be extended to a full XTL1 period, while the minimum
inductor discharge time is a half XTL1 period.
5. The execution time is strongly dependant on command type and addressing mode (see also Table 60).
ZIF (I and Q) demodulator
foffset
offset from 0 frequency
note 2
6
−−
kHz
t(ENA-AVG)
ENA to valid AVG value
3 kHz offset; note 2
−−
100
ms
tENB
ENB to valid
demodulator output
note 2
−−
1
symbol
duration
tENC
ENB to correct recovered
clock
note 2
phase error curves apply (see Fig.27)
All outputs
tr,f
rise and fall times for
outputs
CL =20pF
15
ns
Open-drain pins SDA and SCL (P1.7 and P1.6)
tn
noise suppression filter
60
ns
∆V/∆t
slope for the falling edge
RL =20kΩ; CL = 50 pF;
VDD = 2.2 V
50
ns/V
dI/dt
slope for both edges
RL =20kΩ; CL =50pF
250
−µA/ns
Io(sink)(swL)
dynamic output sink
current during switching
low (Miller compensated)
VDD = 2.2 V; RL =20kΩ;
CL =50pF
2
mA
OTP programming characteristics
VSU;PP
VPP set-up time
10
−−
µs
tW(prog)
program pulse width
100
−−
µs
tW(prog)(sec)
program pulse security
bits
200
−−
µs
tW(prog)(rec)
program pulse recover
time
1
−−
µs
AFC-DAC
tstart(DAC)
start-up time disabled
DAC to stable output for
code 111111
note 2
50
100
µs
PSRR
power supply ripple
rejection (VDD -> DAC)
0
dB
tslew
slew time for analog
output from 10 to 90%
for a voltage step of 1 V
code 010000 <-> 110000
2.5
−µs
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com