поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STE100A датащи(PDF) 50 Page - STMicroelectronics

номер детали STE100A
подробное описание детали  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE100A датащи(HTML) 50 Page - STMicroelectronics

Back Button STE100A Datasheet HTML 46Page - STMicroelectronics STE100A Datasheet HTML 47Page - STMicroelectronics STE100A Datasheet HTML 48Page - STMicroelectronics STE100A Datasheet HTML 49Page - STMicroelectronics STE100A Datasheet HTML 50Page - STMicroelectronics STE100A Datasheet HTML 51Page - STMicroelectronics STE100A Datasheet HTML 52Page - STMicroelectronics STE100A Datasheet HTML 53Page - STMicroelectronics STE100A Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 82 page
background image
Registers and descriptors description
STE10/100A
50/82
0024h
CRC16 of pattern 2
Reserved
Wake-up
pattern 2
offset
0028h
Wake-up pattern 3 mask bits 31:0
002ch
Wake-up pattern 3 mask bits 63:32
0030h
Wake-up pattern 3 mask bits 95:64
0034h
Wake-up pattern 3 mask bits 127:96
0038h
CRC16 of pattern 3
Reserved
Wake-up
pattern 3
offset
003ch
Wake-up pattern 4 mask bits 31:0
0040h
Wake-up pattern 4 mask bits 63:32
0044h
Wake-up pattern 4 mask bits 95:64
0048h
Wake-up pattern 4 mask bits 127:96
004ch
CRC16 of pattern 4
Reserved
Wake-up
pattern 4
offset
0050h
Wake-up pattern 5 mask bits 31:0
0054h
Wake-up pattern 5 mask bits 63:32
0058h
Wake-up pattern 5 mask bits 95:64
005ch
Wake-up pattern 5 mask bits 127:96
0060h
CRC16 of pattern 5
Reserved
Wake-up
pattern 5
offset
Offset value is from 0-255 (8-bit width). To load the whole wake-up frame filtering information, consecutive 25
long words write operation to CSR14 should be done.
CSR15 (offset = 78h), WTMR - Watchdog timer
31~6
---
Reserved
5RWR
Receive watchdog release. The time (in bit-
times) from sensing dropped carrier to releasing
watchdog timer.
0: 24 bit-times
1: 48 bit-times
4RWD
Receive watchdog disable
0: If the received packet‘s length exceeds 2560
bytes, the watchdog timer will expire.
1: disable the receive watchdog.
3
---
Reserved
Table 8.
Control/status register description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com