поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STE100A датащи(PDF) 48 Page - STMicroelectronics

номер детали STE100A
подробное описание детали  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE100A датащи(HTML) 48 Page - STMicroelectronics

Back Button STE100A Datasheet HTML 44Page - STMicroelectronics STE100A Datasheet HTML 45Page - STMicroelectronics STE100A Datasheet HTML 46Page - STMicroelectronics STE100A Datasheet HTML 47Page - STMicroelectronics STE100A Datasheet HTML 48Page - STMicroelectronics STE100A Datasheet HTML 49Page - STMicroelectronics STE100A Datasheet HTML 50Page - STMicroelectronics STE100A Datasheet HTML 51Page - STMicroelectronics STE100A Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 82 page
background image
Registers and descriptors description
STE10/100A
48/82
1SCLK
Serial EEPROM clock.
High/Low this bit to provide the clock signal for
EEPROM.
1R/W
0SCS
Serial EEPROM chip select.
1: selects the serial EEPROM chip.
1R/W
CSR11 (offset = 58h), TMR - General - Purpose timer
31~17
---
Reserved
16
COM
Continuous operation mode.
1: sets the general-purpose timer in continuous
operating mode.
0R/W
15~0
GTV
General-purpose timer value.
Sets the counter value. This is a count-down
counter with a cycle time of 204us.
0R/W
CSR13 (offset = 68h), WCSR – Wake-up control/status register
31
---
Reserved
30
CRCT
CRC-16 type
0: Initial contents = 0000h
1: Initial contents = FFFFh
0R/W
29
WP1E
Wake-up pattern one matched enable
0
R/W
28
WP2E
Wake-up pattern two matched enable
0
R/W
27
WP3E
Wake-up pattern three matched enable
0
R/W
26
WP4E
Wake-up pattern four matched enable
0
R/W
25
WP5E
Wake-up pattern five matched enable
0
R/W
24-18
---
Reserved
17
LinkOFF
Link off detect enable. The STE10/100A will set
the LSC bit of CSR13 after it has detected that
link status has switched from ON to OFF.
0R/W
16
LinkON
Link on detect enable. The STE10/100A will set
the LSC bit of CSR13 after it has detected that
link status has switched from OFF to ON.
0R/W
15-11
---
Reserved
10
WFRE
Wake-up frame received enable. The
STE10/100A will include the “Wake-up Frame
Received” event in its set of wake-up events. If
this bit is set, STE10/100A will assert PMEST bit
of PMR1 (CR49) after STE10/100A has received
a matched wake-up frame.
0R/W
Table 8.
Control/status register description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com