поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STE100A датащи(PDF) 45 Page - STMicroelectronics

номер детали STE100A
подробное описание детали  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE100A датащи(HTML) 45 Page - STMicroelectronics

Back Button STE100A Datasheet HTML 41Page - STMicroelectronics STE100A Datasheet HTML 42Page - STMicroelectronics STE100A Datasheet HTML 43Page - STMicroelectronics STE100A Datasheet HTML 44Page - STMicroelectronics STE100A Datasheet HTML 45Page - STMicroelectronics STE100A Datasheet HTML 46Page - STMicroelectronics STE100A Datasheet HTML 47Page - STMicroelectronics STE100A Datasheet HTML 48Page - STMicroelectronics STE100A Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 82 page
background image
STE10/100A
Registers and descriptors description
45/82
12
FC
Force collision mode
0: disable
1: generate collision upon transmit (for testing in
loop-back mode)
0R/W**
11, 10
OM
Operating mode
00: normal
01: MAC loop-back, regardless of contents of
XLBEN (bit 14 of XR0, XCVR loop-back)
10,11: reserved
00
R/W**
9, 8
---
Reserved
7MM
Multicast mode
1: receive all multicast packets
0R/W***
6PR
Promiscuous mode
1: receive any good packet.
0: receive only the right destination address
packets
1R/W***
5
SBC
Stop back-off counter
1: back-off counter stops when carrier is active,
and resumes when carrier is dropped.
0: back-off counter is not effected by carrier
0R/W**
4
---
Reserved
3PB
Pass bad packet
1: receives any packets passing address filter,
including runt packets, CRC error, truncated
packets. For receiving all bad packets, PR (bit 6
of CSR6) should be set to 1.
0: filters all bad packets
0R/W***
2
---
Reserved
1SR
Start/stop receive
0: receive processor will enter stop state after
the current frame reception is completed. This
value is effective only when the receive
processor is in the running or suspending state.
Note: In “Stop Receive” state, the PAUSE packet
and remote wake up packet will not be affected
and can be received if the corresponding
function is enabled.
1: receive processor will enter running state.
0R/W
0
---
Reserved
W* = only write when the transmit processor stopped.
W** = only write when the transmit and receive processor both stopped.
W*** = only write when the receive processor stopped.
Table 8.
Control/status register description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com