поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STE100A датащи(PDF) 47 Page - STMicroelectronics

номер детали STE100A
подробное описание детали  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE100A датащи(HTML) 47 Page - STMicroelectronics

Back Button STE100A Datasheet HTML 43Page - STMicroelectronics STE100A Datasheet HTML 44Page - STMicroelectronics STE100A Datasheet HTML 45Page - STMicroelectronics STE100A Datasheet HTML 46Page - STMicroelectronics STE100A Datasheet HTML 47Page - STMicroelectronics STE100A Datasheet HTML 48Page - STMicroelectronics STE100A Datasheet HTML 49Page - STMicroelectronics STE100A Datasheet HTML 50Page - STMicroelectronics STE100A Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 82 page
background image
STE10/100A
Registers and descriptors description
47/82
2
TDUIE
Transmit descriptor unavailable interrupt enable.
1: this bit in conjunction with NIE (bit 16 of
CSR7) will enable the transmit descriptor
unavailable interrupt.
0R/W
1
TPSIE
Transmit processor stopped interrupt enable.
1: this bit in conjunction with AIE (bit 15 of
CSR7) will enable the transmit processor
stopped interrupt.
0R/W
0TCIE
Transmit completed interrupt enable.
1: this bit in conjunction with NIE (bit 16 of
CSR7) will enable the transmit completed
interrupt.
0R/W
CSR8 (offset = 40h), LPC - Lost packet counter
31~17
---
Reserved
16
LPCO
Lost packet counter overflow.
1: when lost packet counter overflow occurs.
Cleared after read.
0RO/LH
15~0
LPC
Lost packet counter.
The counter is incremented whenever a packet
is discarded as a result of no host receive
descriptors being available. Cleared after read.
0RO/LH
CSR9 (offset = 48h), SPR - Serial port register
31~15
---
Reserved
14
SRC
Serial EEPROM read control.
When set, enables read access from EEPROM,
when SRS (CSR9 bit 11) is also set.
0R/W
13
SWC
Serial EEPROM write control.
When set, enables write access to EEPROM,
when SRS (CSR9 bit 11) is also set.
0R/W
12
---
Reserved
11
SRS
Serial EEPROM select.
When set, enables access to the serial
EEPROM (see description of CSR9 bit 14 and
CSR9 bit 13).
0R/W
10~4
---
Reserved
3SDO
Serial EEPROM data out.
This bit serially shifts data from the EEPROM to
the STE10/100A.
1RO
2SDI
Serial EEPROM data in.
This bit serially shifts data from the STE10/100A
to the EEPROM.
1R/W
Table 8.
Control/status register description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com