поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STE100A датащи(PDF) 33 Page - STMicroelectronics

номер детали STE100A
подробное описание детали  PCI 10/100 Ethernet controller with integrated PHY (3.3V)
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STE100A датащи(HTML) 33 Page - STMicroelectronics

Back Button STE100A Datasheet HTML 29Page - STMicroelectronics STE100A Datasheet HTML 30Page - STMicroelectronics STE100A Datasheet HTML 31Page - STMicroelectronics STE100A Datasheet HTML 32Page - STMicroelectronics STE100A Datasheet HTML 33Page - STMicroelectronics STE100A Datasheet HTML 34Page - STMicroelectronics STE100A Datasheet HTML 35Page - STMicroelectronics STE100A Datasheet HTML 36Page - STMicroelectronics STE100A Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 82 page
background image
STE10/100A
Registers and descriptors description
33/82
20
NC
New capabilities. Indicates whether the STE10/100A
provides a list of extended capabilities, such as PCI
power management.
1: the STE10/100A provides the PCI management
function.
0: the STE10/100A doesn’t provide new capabilities.
Same as
bit 19 of
CSR18
RO
19~ 9
---
Reserved
8CSE
Command system error response.
1: enable system error response. The STE10/100A
will assert SERR# when it finds a parity error during
the address phase.
1R/W
7
---
Reserved
6CPE
Command parity error response.
0: disable parity error response. STE10/100A will
ignore any detected parity error and keep on
operating. Default value is 0.
1: enable parity error response. STE10/100A will
assert system error (bit 13 of CSR5) when a parity
error is detected.
0R/W
5~ 3
---
Reserved
2CMO
Command master operation ability.
0: disable the STE10/100A bus master ability.
1: enable the PCI bus master ability. Default value is
1 for normal operation.
1R/W
1
CMSA
Command memory space access.
0: disable the memory space access ability.
1: enable the memory space access ability.
1R/W
0CIOSA
Command I/O space access.
0: enable the I/O space access ability.
1: disable the I/O space access ability.
1R/W
R/W: Read and write able. RO: Read able only.
CR2 (offset = 08h), CC - Class code and revision number
31~24
BCC
Base class code. It means STE10/100A is a network
controller.
02h
RO
23~16
SC
Subclass code. It means STE10/100A is a fast
ethernet controller.
00h
RO
15~ 8
---
Reserved
7 ~ 4
RN
Revision number, identifies the revision number of
STE10/100A
Ah
RO
3 ~ 0
SN
Step number, identifies the STE10/100A steps
within the current revision
1h
RO
RO: Read only
Table 6.
Configuration registers description (continued)
Bit #
Name
Description
Default
RW type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com