поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS48L32 датащи(PDF) 16 Page - Cirrus Logic

номер детали CS48L32
подробное описание детали  Low-Power Audio DSP with Microphone Interface
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS48L32 датащи(HTML) 16 Page - Cirrus Logic

Back Button CS48L32 Datasheet HTML 12Page - Cirrus Logic CS48L32 Datasheet HTML 13Page - Cirrus Logic CS48L32 Datasheet HTML 14Page - Cirrus Logic CS48L32 Datasheet HTML 15Page - Cirrus Logic CS48L32 Datasheet HTML 16Page - Cirrus Logic CS48L32 Datasheet HTML 17Page - Cirrus Logic CS48L32 Datasheet HTML 18Page - Cirrus Logic CS48L32 Datasheet HTML 19Page - Cirrus Logic CS48L32 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 192 page
background image
16
Cirrus Logic
DS1219F4
CS48L32
3 Characteristics and Specifications
Table 3-16. Audio Serial Port—Slave Mode
The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted.
Parameter 1,2
1.Audio serial port timing—Slave Mode. Note that BCLK and FSYNC
inputs can be inverted if required; the figure shows the default,
noninverted polarity.
2.If ASPn_BCLK or ASPn_FSYNC is selected as a source for SYSCLK (either directly or via the FLL), the frequency must be within 1% of the
SYSCLK_FREQ setting.
Symbol Min Typ Max Units
ASPn_BCLK cycle time
tBCY
40
—
—
ns
ASPn_BCLK pulse width high
BCLK as direct SYSCLK source
All other conditions
tBCH
tBCH
16
14
—
—
—
—
ns
ns
ASPn_BCLK pulse width low
BCLK as direct SYSCLK source
All other conditions
tBCL
tBCL
16
14
—
—
—
—
ns
ns
CLOAD = 15 pF (output pins),
BCLK slew (10%–90%) = 3 ns
ASPn_FSYNC set-up time to BCLK rising edge
tLRSU
7—
—
ns
ASPn_FSYNC hold time from BCLK rising edge
tLRH
0—
—
ns
ASPn_DOUT propagation delay from BCLK falling edge
tDD
0— 13.6
ns
ASPn_DIN set-up time to BCLK rising edge
tDSU
2—
ns
ASPn_DIN hold time from BCLK rising edge
tDH
0—
ns
Master FSYNC, ASPn_FSYNC propagation delay from BCLK falling edge
tLRD
—— 12.2
ns
CLOAD = 25 pF (output pins),
BCLK slew (10%–90%) = 6 ns
ASPn_FSYNC set-up time to BCLK rising edge
tLRSU
7—
ns
ASPn_FSYNC hold time from BCLK rising edge
tLRH
0—
ns
ASPn_DOUT propagation delay from BCLK falling edge
tDD
0— 14.7
ns
ASPn_DIN set-up time to BCLK rising edge
tDSU
2—
ns
ASPn_DIN hold time from BCLK rising edge
tDH
0—
ns
Master FSYNC, ASPn_FSYNC propagation delay from BCLK falling edge
tLRD
—— 13.4
ns
Note: The descriptions above assume noninverted polarity of ASPn_BCLK.
BCLK
(input)
FSYNC
(input)
DOUT
(output)
DIN
(input)
tDSU
tDD
tDH
tLRH
tLRSU
tBCH
tBCL
tBCY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com