L9966 datasheet(52/122 Pages) STMICROELECTRONICS

52 / 122 page

Figure 26. Write access (32 bits frame)

16 bit instruction

16 bit data

check byte

zz + 14 bit

previous register

content

GADG1001180956PS

Figure 27. Read access (32 bits frame)

16 bit instruction

xxxxxxxxxxxxxxxx

check byte

zz + 14 bit

16 bit data

GADG1001181056PS

13.2

Address multiplexing

The chip features hardware configurable address multiplexing which allows 2 ICs sharing all the SPI bus, CS line

included.

The first two bits of the SPI frame are used to address the chip. The MSB is always ‘1’ while the second address

bit depends on the level of the CTRL_CFG pin, latched during the transition from WAKE to INIT at power up, see

Table 32. CTRL_CFG hardware address.

In case of open, the CTRL_CFG pin is internally pulled up, see Table 33. CTRL_CFG electrical parameters.

Table 32. CTRL_CFG hardware address

Bit 31

Bit 30

Chip address

0 (CTRL_CFG pin low)

1 (CTRL_CFG pin high)

The chip does not shift out any bit on MISO line unless the correct address is decoded.

Table 33. CTRL_CFG electrical parameters

Symbol

parameter

condition

Min

Typ

Max

Unit

UBSW = 7.5 V:36 V, VDD5V = 4.85 V:5.15 V, Tj-max = 150 °C unless otherwise specified.

VinH

CTRL_CFG input voltage levels

VinL

CTRL_CFG input voltage levels

0.8

Vhys

CTRL_CFG input voltage hysteresis

0.15

0.5

CTRL_CFG_pu

CTRL_CFG pull up to 3V3

100

150

kΩ

L9966

Address multiplexing

DS12459 - Rev 10

page 52/122

L9966 датащи(PDF) 52 Page - STMicroelectronics

L9966 датащи(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL