поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FS5502 датащи(PDF) 45 Page - NXP Semiconductors

номер детали FS5502
подробное описание детали  High voltage PMIC with multiple SMPS and LDO
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS5502 датащи(HTML) 45 Page - NXP Semiconductors

Back Button FS5502 Datasheet HTML 41Page - NXP Semiconductors FS5502 Datasheet HTML 42Page - NXP Semiconductors FS5502 Datasheet HTML 43Page - NXP Semiconductors FS5502 Datasheet HTML 44Page - NXP Semiconductors FS5502 Datasheet HTML 45Page - NXP Semiconductors FS5502 Datasheet HTML 46Page - NXP Semiconductors FS5502 Datasheet HTML 47Page - NXP Semiconductors FS5502 Datasheet HTML 48Page - NXP Semiconductors FS5502 Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 113 page
background image
NXP Semiconductors
FS5502
High voltage PMIC with multiple SMPS and LDO
Address
Register
Bit
Symbol
Value
Description
VBUCK3 phase (delay) selection
000
no delay
001
delay 1
010
delay 2
011
delay 3
100
delay 4
101
delay 5
110
delay 6
26
OTP_CFG_CLOCK_3
5 to 3
BUCK3_ph[2:0]
111
delay 7
BUCK3 clock selection
7
BUCK3_clk_sel
0
CLK_DIV1 = 2.22 MHz
BUCK2 clock selection
6
BUCK2_clk_sel
0
CLK_DIV1 = 2.22 MHz
BUCK1 clock selection
5
BUCK1_clk_sel
0
CLK_DIV1 = 2.22 MHz
VBOOST clock selection
4
VBST_clk_sel
0
CLK_DIV1 = 2.22 MHz
VPRE clock selection
0
CLK_DIV1 = 2.22 MHz
3
VPRE_clk_sel
1
CLK_DIV2 = 455 kHz
PLL enable
0
Disabled
27
OTP_CFG_CLOCK_4
2
PLL_sel
1
Enabled
conf_TSD[5]
RESERVED
BUCK1 behavior in case of TSD
0
BUCK1 shutdown
conf_TSD[4]
1
BUCK1 shutdown + DFS
conf_TSD[3]
RESERVED
BUCK3 behavior in case of TSD
0
BUCK3 shutdown
conf_TSD[2]
1
BUCK3 Shutdown + DFS
LDO1 behavior in case of TSD
0
LDO1 shutdown
conf_TSD[1]
1
LDO1 shutdown + DFS
28
OTP_CFG_SM_1
5 to 0
conf_TSD[0]
RESERVED
Delay to turn OFF VPRE at
device power down
0
250 μs
4
VPRE_off_dly
1
32 ms
Synchronization with 1x FS5502
or 1x PF82
0
2x FS5502
1
PSYNC_CFG
1
1x FS5502 and 1x PF82
Synchronization with two devices
0
Disabled
29
OTP_CFG_SM_2
0
PSYNC_EN
1
Enabled
Table 59. Main OTP bit description...continued
FS5502
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 27 October 2021
45 / 113



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com