поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UPD360 датащи(PDF) 146 Page - Microchip Technology

номер детали UPD360
подробное описание детали  Highly Integrated Small Form Factor USB Type-C??Power Delivery 2.0 Port Controller
PDF  221 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

UPD360 датащи(HTML) 146 Page - Microchip Technology

Back Button UPD360 Datasheet HTML 142Page - Microchip Technology UPD360 Datasheet HTML 143Page - Microchip Technology UPD360 Datasheet HTML 144Page - Microchip Technology UPD360 Datasheet HTML 145Page - Microchip Technology UPD360 Datasheet HTML 146Page - Microchip Technology UPD360 Datasheet HTML 147Page - Microchip Technology UPD360 Datasheet HTML 148Page - Microchip Technology UPD360 Datasheet HTML 149Page - Microchip Technology UPD360 Datasheet HTML 150Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 221 page
background image
UPD360
DS00002084C-page 146
 2016-2017 Microchip Technology Inc.
11.4.2.7
RX tReceive Time Register (RX_TRECEIVE_TIME)
11.4.2.8
RX BadCRC Packet Count Register (RX_BADCRC_PKT_CNT)
This register keeps track of the number of packets received with bad CRC (any packet with valid SOP but bad CRC or
invalid EOP or symbol error). This register is for debug purpose only.
If enabled, an interrupt can be generated when the count of this register reaches 128.
Address:
1A46h
Size:
8 bits
Bits
Description
Type
Default
7:0
TRECEIVE
CRCReceiveTimer timeout value (tReceive) in 10's of micro seconds.
Timeout value = field value * 10 (us)
Range: 0-255, specification: 900-1100us (90-110)
Note:
A value of 0 is invalid and hardware does not check for validity.
Note:
Hardware uses a free running 1us pulse generator, thus, this
CRCReceiveTimer may be 1us less than that expected.
Note:
Reset value is programmed to be 1000us (+/- 2%).
R/W
64h
Address:
1A47h
Size:
8 bits
Bits
Description
Type
Default
7:0
BADCRC_PKT_CNT
Number of bad packets received, i.e., with Bad CRC or invalid EOP or symbol
error.
When the value of this register becomes greater than 127, the DBG_EVENT
bit in the RX Interrupt Status Register (RX_IRQ_STAT) will be set.
Any write to this register will clear all bits.
Note:
This register is not affected by packets received during BIST
Receiver Test. All these packets will be corrupted.
R/WAC
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com