| поискавой системы для электроныых деталей |
|
PSD813F1 датащи(PDF) 93 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F1 датащи(HTML) 93 Page - STMicroelectronics |
|
93 / 110 page ![]() 93/110 PSD813F1 Table 58. WRITE Timing (3V devices) Note: 1. Any input used to select an internal PSD function. 2. In multiplexed mode, latched address generated from ADIO delay to address output on any port. 3. WR has the same timing as E, LDS, UDS, WRL, and WRH signals. 4. Assuming data is stable before active WRITE signal. 5. Assuming WRITE is active before data becomes valid. 6. TWHAX2 is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory. Table 59. Flash Program, WRITE and Erase Times (5V devices) Note: 1. Programmed to all zero before erase. 2. The polling status, DQ7, is valid tQ7VQV time units before the data byte, DQ0-DQ7, is valid for reading. Symbol Parameter Conditions -15 -20 Unit MinMax MinMax tLVLX ALE or AS Pulse Width 26 30 tAVLX Address Setup Time (Note 1) 10 12 ns tLXAX Address Hold Time (Note 1) 12 14 ns tAVWL Address Valid to Leading Edge of WR (Notes 1,3) 20 25 ns tSLWL CS Valid to Leading Edge of WR (Note 3) 20 25 ns tDVWH WR Data Setup Time (Note 3) 45 50 ns tWHDX WR Data Hold Time (Note 3) 810 ns tWLWH WR Pulse Width (Note 3) 48 53 ns tWHAX1 Trailing Edge of WR to Address Invalid (Note 3) 12 17 ns tWHAX2 Trailing Edge of WR to DPLD Address Invalid (Note 3,6) 00 ns tWHPV Trailing Edge of WR to Port Output Valid Using I/O Port Data Register (Note 3) 45 50 ns tDVMV Data Valid to Port Output Valid Using Macrocell Register Preset/Clear (Notes 3,5) 90 100 ns tAVPV Address Input Valid to Address Output Delay (Note 2) 48 55 ns tWLMV WR Valid to Port Output Valid Using Macrocell Register Preset/Clear (Notes 3,4) 90 100 ns Symbol Parameter Min. Typ. Max. Unit Flash Program 8.5 s Flash Bulk Erase1 (pre-programmed) 330 s Flash Bulk Erase (not pre-programmed) 10 s tWHQV3 Sector Erase (pre-programmed) 1 30 s tWHQV2 Sector Erase (not pre-programmed) 2.2 s tWHQV1 Byte Program 14 1200 µs Program / Erase Cycles (per Sector) 100,000 cycles tWHWLO Sector Erase Time-Out 100 µs tQ7VQV DQ7 Valid to Output (DQ7-DQ0) Valid (Data Polling)2 30 ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |