PSD813F1 datasheet(65/110 Pages) STMICROELECTRONICS

65 / 110 page

65/110

PSD813F1

Automatic Power-down (APD) Unit and Power-down Mode

The APD Unit, shown in Figure 33, puts the PSD

into Power-down mode by monitoring the activity

of Address Strobe (ALE/AS, PD0). If the APD Unit

is enabled, as soon as activity on Address Strobe

(ALE/AS, PD0) stops, a four bit counter starts

counting. If Address Strobe (ALE/AS, PD0) re-

mains inactive for fifteen clock periods of CLKIN

(PD1), the Power-down (PDN) signal becomes ac-

tive, and the PSD enters Power-down mode, as

discussed next.

Power-down Mode

By default, if you enable the PSD APD unit, Power

Down Mode is automatically enabled. The device

will enter Power Down Mode if the address strobe

(ALE/AS) remains inactive for fifteen CLKIN (pin

PD1) clock periods.

The following should be kept in mind when the

PSD is in Power Down Mode:

–

If the address strobe starts pulsing again, the

PSD will return to normal operation. The PSD

will also return to normal operation if either the

CSI input returns low or the Reset input

returns high.

–

The MCU address/data bus is blocked from all

memories and PLDs.

–

Various signals can be blocked (prior to Power

Down Mode) from entering the PLDs by

setting the appropriate bits in the PMMR

registers. The blocked signals include MCU

control signals and the common clock

(CLKIN). Note that blocking CLKIN from the

PLDs will not block CLKIN from the APD unit.

–

All PSD memories enter Standby Mode and

are drawing standby current. However, the

PLDs and I/O ports do not go into Standby

Mode because you don’t want to have to wait

for the logic and I/O to “wake-up” before their

outputs can change. See Table 28 for Power

Down Mode effects on PSD ports.

–

Typical standby current are of the order of the

microampere (see Table 29). These standby

current values assume that there are no

transitions on any PLD input.

Table 28. Power-down Mode’s Effect on Ports

Figure 33. APD Unit

Table 29. PSD Timing and Stand-by Current during Power-down Mode

Note: 1. Power-down does not affect the operation of the PLD. The PLD operation in this mode is based only on the Turbo bit.

2. Typical current consumption assuming no PLD inputs are changing state and the PLD Turbo bit is 0.

Port Function

Pin Level

MCU I/O

No Change

PLD Out

No Change

Address Out

Undefined

Data Port

Tri-State

Peripheral I/O

Tri-State

Mode

PLD Propagation

Delay

Memory

Access Time

Access Recovery Time

to Normal Access

Typical Stand-by Current

5V VCC

3V VCC

Power-down

Normal tPD

(1)

No Access

tLVDV

50µA(2)

25µA(2)

APD EN

PMMR0 BIT 1=1

ALE

RESET

CSI

CLKIN

TRANSITION

DETECTION

EDGE

DETECT

APD

COUNTER

POWER DOWN

(PDN)

DISABLE BUS

INTERFACE

EEPROM SELECT

FLASH SELECT

SRAM SELECT

CLR

DISABLE

FLASH/EEPROM/SRAM

PLD

SELECT

AI02891

PSD813F1 датащи(PDF) 65 Page - STMicroelectronics

PSD813F1 датащи(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL