| поискавой системы для электроныых деталей |
|
PSD813F1 датащи(PDF) 58 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD813F1 датащи(HTML) 58 Page - STMicroelectronics |
|
58 / 110 page ![]() PSD813F1 58/110 Direction Register The Direction Register, in conjunction with the out- put enable (except for Port D), controls the direc- tion of data flow in the I/O Ports. Any bit set to ‘1’ in the Direction Register will cause the corre- sponding pin to be an output, and any bit set to ‘0’ will cause it to be an input. The default mode for all port pins is input. Figure 29., page 60 and Figure 30., page 61 show the Port Architecture diagrams for Ports A/B and C, respectively. The direction of data flow for Ports A, B, and C are controlled not only by the direction register, but also by the output enable product term from the PLD AND array. If the output enable product term is not active, the Direction Register has sole control of a given pin’s direction. An example of a configuration for a port with the three least significant bits set to output and the re- mainder set to input is shown in Table 25. Since Port D only contains three pins (shown in Figure 32., page 63), the Direction Register for Port D has only the three least significant bits active. Drive Select Register The Drive Select Register configures the pin driver as Open Drain or CMOS for some port pins, and controls the slew rate for the other port pins. An external pull-up resistor should be used for pins configured as Open Drain. A pin can be configured as Open Drain if its corre- sponding bit in the Drive Select Register is set to a ‘1.’ The default pin drive is CMOS. Aside: the slew rate is a measurement of the rise and fall times of an output. A higher slew rate means a faster output response and may create more electrical noise. A pin operates in a high slew rate when the corresponding bit in the Drive Reg- ister is set to ‘1.’ The default rate is slow slew. Table 26 shows the Drive Register for Ports A, B, C, and D. It summarizes which pins can be config- ured as Open Drain outputs and which pins the slew rate can be set for. Table 23. Port Pin Direction Control, Output Enable P.T. Not Defined Table 24. Port Pin Direction Control, Output Enable P.T. Defined Table 25. Port Direction Assignment Example Table 26. Drive Register Pin Assignment Note: 1. NA = Not Applicable. Direction Register Bit Port Pin Mode 0 Input 1 Output Direction Register Bit Output Enable P.T. Port Pin Mode 0 0 Input 0 1 Output 1 0 Output 1 1 Output Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0 0 0 0 0 1 1 1 Drive Register Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Port A Open Drain Open Drain Open Drain Open Drain Slew Rate Slew Rate Slew Rate Slew Rate Port B Open Drain Open Drain Open Drain Open Drain Slew Rate Slew Rate Slew Rate Slew Rate Port C Open Drain Open Drain Open Drain Open Drain Open Drain Open Drain Open Drain Open Drain Port D NA1 NA1 NA1 NA1 NA1 Slew Rate Slew Rate Slew Rate |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |