| поискавой системы для электроныых деталей |
|
PC87372 датащи(PDF) 125 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87372 датащи(HTML) 125 Page - National Semiconductor (TI) |
|
125 / 144 page ![]() 10.0 Device Characteristics (Continued) 125 www.national.com Revision 1.2 10.2.8 Output, PCI 3.3V Compatible Symbol: OPCI 10.2.9 Analog Output Symbol: AO 10.2.10 Input/Output Switch, SMBus Compatible Symbol: SWSM 10.2.11 Exceptions 1. All pins are 5V tolerant except for the pins with PCI (INPCI, OPCI) buffer types. 2. All pins are back-drive protected except for the output pins with PCI (OPCI) buffer types. 3. The following pins are excluded from the requirement of total pins leakage maximum 10 µA: V SB5, REF5V, REF5V_STBY, 3V_DDCSCL, 5V_DDCSCL, 3V_DDCSDA, 5V_DDCSDA, SMB1_SCL, SMB1_SDA, SMB2_SCL, SMB2_SDA. 4. The following pins have an internal static pull-up resistor (when enabled) and therefore may have leakage current from VSUP (when VIN = 0): LPCPD, ACK, AFD_DSTRB, ERR, INIT, PE, SLIN_ASTRB, STB_WRITE, KBRST, GA20, SIOPME, GPIOE00-07, GPIOE10-13, PWRGD_PS, CPU_PRESENT, FPRST, PRIMARY_HD, SECONDARY_HD, SCSI. 5. The following pins have an internal static pull-down resistor (when enabled) and therefore may have leakage current to VSS (when VIN = VSUP): BUSY_WAIT, PE and SLCT. 6. The following strap pins have an internal static pull-up resistor enabled during Power-Up reset and therefore may have leakage current to VSUP (when VIN = 0): BADDR, TRIS, TEST. 7. When VDD3 = 0V, the following pins present a DC load to VSS of 30 KΩ minimum (not tested, guaranteed by design) for a pin voltage of 0V to 3.6V: CTS, DCD, DSR, DTR_BOUT, RI, RTS, SIN, SOUT. Symbol Parameter Conditions Min Max Unit VOH Output High Voltage lout = −500 µA 0.9 VDD3 V VOL Output Low Voltage lout = 1500 µA 0.1 VDD3 V Symbol Parameter Conditions Min Max Unit VOR Output Voltage Range 0 5.51 1. Not tested. Guaranteed by characterization. V VOD Output Drive Voltage lout = −3.6 mA VSUP 2 − 150 mV 2. VSUP is VDD3 or VSB3 according to the pin power well. lOL Output Leakage Current VOUT =VOR,VSUP <VOUT 203 3. This buffer type is excluded from the pins for which the total pins leakage of the device is maximum 10 µA. Not tested. Guaranteed by characterization. µA Symbol Parameter Conditions Min Max Unit VDRP Pin-to-Pin Voltage Drop ISW = ±3 mA, Switch Closed 1501 1. Not tested. Guaranteed by characterization. mV VISC Input Voltage for Switch Closed ISW = ±3mA 1.51 V VISO Input Voltage for Switch Open ISW = ±20 µA VSUP 2,3 2. VSUP is VDD3 or VSB3 according to the pin power well. 3. Not tested. Guaranteed by design. V IIL Input Leakage Current VISO <VIN < 5.5V ±201 µA |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |