PC87372 datasheet(57/144 Pages) NSC

57 / 144 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision 1.2

3.13.3 GPIO Pin Select Register (GPSEL)

This register selects the GPIO pin (port number and bit number) to be configured (i.e., which register is accessed via the

GPIO pin configuration registers). GPSEL is reset to 00h.

Power Well: VSB3

Location:

Index F0h

Type:

R/W

3.13.4 GPIO Pin Configuration Register 1 (GPCFG1)

This register reflects, for both read and write, the register currently selected by the GPIO Pin Select register. All of the GPIO

pin configuration registers have a common bit structure, as shown below. An exception to this is GPIO14 pin of Port 1, which

lacks the EVDBNC, EVPOL and EVTYPE bits (the bits are reserved). All of the GPCFG1 registers are reset to 00h.

Power Well: VSB3

Location:

Index F1h

Type:

Varies per bit

Bit

76543210

Name

Reserved

PORTSEL

Reserved

PINSEL

Reset

00000000

Bit

Description

7-6

Reserved.

5-4

PORTSEL (Port Select). These bits select the GPIO port to be configured:

00:

Port 0 (default)

01:

Port 1 (all other values are reserved)

Reserved.

2-0

PINSEL (Pin Select). These bits select the GPIO pin of the selected port to be conﬁgured:

000:

Pin 0 (default)

001-111: Binary value of pin numbers 1-7, respectively

Bit

76543210

Name

Reserved

EVDBNC1

1. This bit is reserved for the GPIO14 pin in Port 1.

EVPOL1

EVTYPE1

LOCKCFP

PUPCTL

OUTTYPE

OUTENA

Reset

00000000

Bit

Type

Description

−

Reserved.

R/W or

EVDBNC (Event Debounce Enable). This bit enables the debounce circuit in the event input path of

the selected GPIO pin. The event is detected after a predetermined debouncing period (see Section 5.3

on page 65).

0: Disabled (default)

1: Enabled

R/W or

EVPOL (Event Polarity). This bit deﬁnes the polarity of the wake-up signal that issues an event from

the selected GPIO pin (see Section 5.3 on page 65).

0: Falling edge or low level input (default)

1: Rising edge or high level input

PC87372 датащи(PDF) 57 Page - National Semiconductor (TI)

PC87372 датащи(HTML) 57 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL