PC87372 datasheet(63/144 Pages) NSC

63 / 144 page

www.national.com

Revision 1.2

5.0

General-Purpose Input/Output (GPIO) Ports

This chapter describes one 8-bit port. A device may include a combination of several ports with different implementations.

For device specific implementation, see Section 3.13 on page 55.

5.1 OVERVIEW

The GPIO port is an 8-bit port, connected to eight pins. It features:

• Software capability to control and read pin levels.

• Flexible system notification by several means, based on the pin level or level transition.

• Ability to capture and route events and their associated status.

• Back-drive protected pins.

GPIO port operation is associated with two sets of registers:

• Pin Configuration registers mapped in the Device Configuration space. These registers are used to configure the logical

behavior of each pin. There are three registers for each GPIO pin: GPIO Pin Configuration registers 1 and 2 (GPCFG1,

GPCFG2) and the GPIO Pin Event Routing register (GPEVR).

• Four 8-bit runtime registers: GPIO Data Out (GPDO), GPIO Data In (GPDI), GPIO Event Enable (GPEVEN) and GPIO

Event Status (GPEVST). These registers are mapped in the GPIO device I/O space (which is determined by the base

address registers in the GPIO Device Configuration). They are used to control and/or read the pin values and to handle

system notification. Each runtime register corresponds to the 8-pin port, such that bit ‘n’ in each one of the four registers

is associated with GPIOXn pin, where ‘X’ is the port number.

• An additional optional runtime register: GPIO Data In/Out (GPDIO). This register is also mapped in the GPIO device I/O

space, but at a separate location from the above group of four runtime registers. It contains the same data-out value as

the GPDO register and the same data-in value as the GPDI register.

Each GPIO pin is associated with configuration bits and the corresponding bit slice of the four runtime registers, as shown

in Figure 9.

Figure 9. GPIO Port Architecture

GPIO Pin

Select (GPSEL)

Conﬁguration 1 and 2

GPDOX

GPDIX

GPEVENX

GPEVSTX

Runtime

Registers

GPIOX Base Address

Event

Bit n

Port and Pin

8 GPCFG

Registers

GPIOXn

GPIOXn CNFG

Interrupt Request

GPIOXn

Port Logic

X = port number

n = pin number (0 to 7)

Pending

Indication

GPIO Pin Event

Routing (GPEVR)

8 GPEVR

Registers

GPIOXn ROUTE

Select

Event

Routing

Control

Registers

(GPCFG1 and GPCFG2)

SWC

SIOPME

GPIO

GPDIOX

PC87372 датащи(PDF) 63 Page - National Semiconductor (TI)

PC87372 датащи(HTML) 63 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL