поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8912 датащи(PDF) 93 Page - Cirrus Logic

номер детали WM8912
подробное описание детали  Ultra Low Power DAC with Headphone Driver
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8912 датащи(HTML) 93 Page - Cirrus Logic

Back Button WM8912 Datasheet HTML 89Page - Cirrus Logic WM8912 Datasheet HTML 90Page - Cirrus Logic WM8912 Datasheet HTML 91Page - Cirrus Logic WM8912 Datasheet HTML 92Page - Cirrus Logic WM8912 Datasheet HTML 93Page - Cirrus Logic WM8912 Datasheet HTML 94Page - Cirrus Logic WM8912 Datasheet HTML 95Page - Cirrus Logic WM8912 Datasheet HTML 96Page - Cirrus Logic WM8912 Datasheet HTML 97Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 129 page
background image
Production Data
WM8912
w
PD, Rev 4.1, February 2013
93
Table 63 Fast Start-up from Standby Control
The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs.
When this bit returns to 0, the device has been set up and is ready for DAC playback operation.
QUICK SHUTDOWN (DEFAULT SEQUENCE)
The default shutdown sequences assumes the initial device conditions are as configured by the
default start-up sequence. Assuming 12.288MHz input clock, the shutdown sequence will take
approximately 350ms to complete.
The following register operation will initiate the default shutdown sequence.
REGISTER
ADDRESS
VALUE
DESCRIPTION
R111 (6Fh)
Write Sequencer 3
0119h
WSEQ_ABORT = 0
WSEQ_START = 1
WSEQ_START_INDEX = 19h
Table 64 Quick Shutdown Control
The WSEQ_BUSY bit (in Register R112, see Table 56) will be set to 1 while the sequence runs.
When this bit returns to 0, the system clock can be disabled (CLK_SYS_ENA=0) and MCLK can be
stopped.
SOFTWARE RESET AND CHIP ID
A Software Reset can be commanded by writing to Register R0. This is a read-only register field and
the contents will not be affected by writing to this Register.
The Chip ID can be read back from Register R0.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R0 (00h)
SW Reset
and ID
15:0
SW_RST_DE
V_ID1 [15:0]
8904h
Writing to this register resets all
registers to their default state.
Reading from this register will indicate
Device ID 8904h.
Table 65 Software Reset and Chip ID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com