WM8912 datasheet(56/129 Pages) CIRRUS

номер детали	WM8912

подробное описание детали	Ultra Low Power DAC with Headphone Driver

PDF	129 Pages

Scroll/Zoom	100%

производитель	CIRRUS [Cirrus Logic]

домашняя страница	http://www.cirrus.com

Logo

56 / 129 page

WM8912

Production Data

PD, Rev 4.1, February 2013

Figure 32 I2S Justified Audio Interface (assuming n-bit word length)

In DSP mode, the left channel MSB is available on either the 1

st (mode B) or 2nd (mode A) rising edge

of BCLK (selectable by AIF_LRCLK_INV) following a rising edge of LRCLK. Right channel data

immediately follows left channel data. Depending on word length, BCLK frequency and sample rate,

there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRC output will resemble the frame pulse shown in Figure 33 and Figure

34. In device slave mode, Figure 35 and Figure 36, it is possible to use any length of frame pulse less

than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before

the rising edge of the next frame pulse.

Figure 33 DSP Mode Audio Interface (mode A, AIF_LRCLK_INV=0, Master)

Figure 34 DSP Mode Audio Interface (mode B, AIF_LRCLK_INV=1, Master)

WM8912 датащи(PDF) 56 Page - Cirrus Logic