| поискавой системы для электроныых деталей |
|
WM8912 датащи(PDF) 69 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8912 датащи(HTML) 69 Page - Cirrus Logic |
|
69 / 129 page ![]() Production Data WM8912 w PD, Rev 4.1, February 2013 69 DAC OPERATION AT 88.2K / 96K The WM8912 supports DAC operation at 88.2kHz and 96kHz sample rates. This section details specific conditions applicable to these operating modes. For DAC operation at 88.2kHz or 96kHz sample rates, the available clocking configurations are detailed in Table 45. DAC operation at these sample rates is achieved by setting the SAMPLE_RATE field to half the required sample rate (eg. select 48kHz for 96kHz mode). For DAC operation at 88.2kHz or 96kHz sample rates, the DAC_OSR128 register must be set to 0. ReTune TM Mobile can not be used during 88.2kHz or 96kHz operation, so EQ_ENA must be set to 0. The SYSCLK frequency is derived from MCLK. The maximum MCLK frequency is defined in the “Signal Timing Requirements” section. SAMPLE RATE REGISTER CONFIGURATION CLOCKING RATIO 88.2kHz SAMPLE_RATE = 101 CLK_SYS_RATE = 0001 (SYSCLK / fs = 128) BCLK_DIV = 00010 LRCLK_RATE = 040h SYSCLK = 128 x fs 96kHz SAMPLE_RATE = 101 CLK_SYS_RATE = 0001 (SYSCLK / fs = 128) BCLK_DIV = 00010 LRCLK_RATE = 040h SYSCLK = 128 x fs Table 45 DAC Operation at 88.2kHz and 96kHz Sample Rates |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |