WM8912 datasheet(86/129 Pages) CIRRUS

86 / 129 page

WM8912

Production Data

PD, Rev 4.1, February 2013

location. This can be used in order to create placeholders ready for easy adaptation of the sequence.

For example, a sequence could be defined to power-up a mono signal path from DACL to

headphone, with a ‘dummy’ write included to leave space for easy modification to a stereo signal path

configuration. Dummy writes can also be used in order to implement additional time delays between

In summary, the Control Register to be written is set by the WSEQ_ADDR field. The data bits that are

written are determined by a combination of WSEQ_DATA_START, WSEQ_DATA_WIDTH and

WSEQ_DATA. This is illustrated below for an example case of writing to the VMID_RES field within

b15

b14

b13

b12

b11

b10

b09

b08

b07

b06

b05

b04

b03

b02

b01

b00

R5 (05h)

VMID Control 0

LSB position = b01

WSEQ_DATA_STARTn = 0001

Data Width = 2 bits

WSEQ_DATA_WIDTHn = 0001

WSEQ_DATAn (8 bits)

b07

b06

b05

b04

b03

b02

b01

b00

WSEQ_DATA_WIDTHn = 2 bits.

Therefore, only the Least Significant 2 bits are valid. Bits 02 to 07 are discarded

VMID_RES

Figure 53 Control Write Sequencer Example

In this example, the Start Position is bit 01 (WSEQ_DATA_START = 0001b) and the Data width is 2

bits (WSEQ_DATA_WIDTH = 0001b). With these settings, the Control Write Sequencer would

updated the Control Register R5 [2:1] with the contents of WSEQ_DATA [1:0].

DEFAULT SEQUENCES

When the WM8912 is powered up, two Control Write Sequences are available through default

settings in both RAM and ROM memory locations. The purpose of these sequences, and the register

write required to initiate them, is summarised in Table 58. A single register write will initiate the

sequence in both cases.

WSEQ START

INDEX

WSEQ FINISH

INDEX

PURPOSE

TO INITIATE

0 (00h)

22 (16h)

Start-Up sequence

Write 0100h to

25 (19h)

39 (27h)

Shutdown sequence

Write 0119h to

Table 58 Write Sequencer Default Sequences

Note on Shutdown sequence: The instruction at Index Address 25 (19h) shorts the outputs

LINEOUTL and LINEOUTR. If the Line outputs are not in use at the time the sequence is run, then

the sequence could, instead, be started at Index Address 26.

WM8912 датащи(PDF) 86 Page - Cirrus Logic

WM8912 датащи(HTML) 86 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL