PC97307 datasheet(129/218 Pages) NSC

129 / 218 page

129

Parallel Port (Logical Device 4)

www.national.com

TABLE 6-11. ECP Modes

ECP Mode

(ECR Bits)

ECP Mode

Name

Operation Description

765

Standard

Write cycles are under software control.

STB, AFD, INIT and SLIN are open-drain output signals.

Bit 5 of DCR is forced to 0 (forward direction) and PD7-0 are driven.

The FIFO is reset (empty).

Reading DATAR returns the last value written to DATAR.

PS/2

Read and write cycles are under software control.

The FIFO is reset (empty).

STB, AFD, INIT and SLIN are push-pull output signals.

Parallel Port

FIFO

Write cycles are automatic, i.e., under hardware control (STB is controlled by hardware).

Bit 5 of DCR is forced to 0 internally (forward direction) and PD7-0 are driven.

STB, AFD, INIT and SLIN are push-pull output signals.

ECP FIFO

The FIFO direction is automatic, i.e., controlled by bit 5 of DCR.

Read and write cycles to the device are controlled by hardware (STB and AFD are

controlled by hardware).

STB, AFD, INIT and SLIN are push-pull output signals.

EPP

EPP mode is enabled by bits 7 through 5 of the SuperI/O Parallel Port Conﬁguration

In this mode, registers DATAR, DSR, and DCR are used as registers at offsets 00h, 01h

and 02h of the EPP instead of registers DTR, STR, and CTR.

STB, AFD, INIT, and SLIN are push-pull output buffers.

When there is no access to one of the EPP registers (ADDR, DATA0, DATA1, DATA2 or

DATA3), mode 100 behaves like mode 001, i.e., software can perform read and write

cycles. The software should check that bit 7 of the DSR is 1 before reading or writing the

DATAR register, to avoid corrupting an ongoing EPP cycle.

Reserved

FIFO Test

The FIFO is accessible via the TFIFO register.

The ECP does not issue ECP cycles to ﬁll or empty the FIFO.

Conﬁguration CNFGA and CNFGB registers are accessible.

FIGURE 6-34. ECP Forward Write Cycle

Backward Direction (Bit 5 of DCR is 1)

When the ECP is in the backward direction, and the FIFO is

not full (bit 1 of ECR is 0), the ECP issues a read cycle to

the peripheral device and monitors the BUSY signal. If

BUSY is high the byte is a data byte and it is pushed into the

FIFO. If BUSY is low the byte is a command byte.

BUSY

STB

PD7-0

AFD

The ECP checks bit 7 of the command byte. If it is high the

byte is ignored, if it is low the byte is tagged as an RLC byte

(not pushed into the FIFO but used as a Run Length Count

to expand the next byte read). Following an RLC read the

ECP issues a read cycle from the peripheral device to read

the data byte to be expanded. This byte is considered a

data byte, regardless of its BUSY state (even if it is low).

This byte is pushed into the FIFO (RLC+1) times (e.g. for

RLC=0, push the byte once. For RLC=127 push the byte

128 times).

When the ECP is in the backward direction, and the FIFO is

not empty (bit 0 of ECR is 0), the FIFO can be emptied by

software reads from the FIFO register (true only for the

DFIFO in mode 011).

When DMA is enabled (bit 3 of ECR is 1 and bit 2 of ECR is

0) the ECP automatically issues DMA requests to empty the

FIFO (only in mode 011).

PC97307 датащи(PDF) 129 Page - National Semiconductor (TI)

PC97307 датащи(HTML) 129 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL