поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM9102AT датащи(PDF) 18 Page - List of Unclassifed Manufacturers

номер детали DM9102AT
подробное описание детали  Single Chip Fast Ethernet NIC controller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

DM9102AT датащи(HTML) 18 Page - List of Unclassifed Manufacturers

Back Button DM9102AT Datasheet HTML 14Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 15Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 16Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 17Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 18Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 19Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 20Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 21Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 22Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 77 page
background image
DM9102A
Single Chip Fast Ethernet NIC controller
18
Final
Version: DM9102A-DS-F03
August 28, 2000
Miscellaneous Function (xxxxxx0c - PCILT)
31
16
15
0
87
23
24
BIST
Header Type
Latency Timer
Cache Line Size
Built-In Self Test
Header Type
Latency Timer For The Bus Master
Cache Line Size For Memory Read
Bit
Default
Type
Description
31:24
00h
RO
Built In Self Test ( 00h Means Not Implementation)
23:16
00h
RO
Header Type ( 00h Means single function with Predefined Header Type )
15:8
00h
RW
Latency Timer For The Bus Master.
The latency timer is guaranteed by the system and measured by clock cycles.
When the FRAME# asserted at the beginning of a master period by the DM9102A,
the value will be copied into a counter and start counting down. If the FRAME# is
de-asserted prior to count expiration, this value is meaningless. When the count
expires before GNT# is de-asserted, the master transaction will be terminated as
soon as the GNT# is removed.
While GNT# signal is removed and the counter is non-zero, the DM9102A will
continue with its data transfers until the count expires. The system host will read
MIN_GNT and MAX_LAT registers to determine the latency requirement for the
device and then initialize the latency timer with an appropriate value.
The reset value of Latency Timer is determined by BIOS.
7:0
00h
RO
Cache line Size For Memory Read Mode Selection ( 00h Means Not
Implementation For Use)
I/O Base Address (xxxxxx10 - PCIIO)
31
0
1
7
8
1
0000000
I/O Base Address
I/O Base Address
PCI I/O Range
I/O or Memory Space Indicator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com