поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM9102AT датащи(PDF) 25 Page - List of Unclassifed Manufacturers

номер детали DM9102AT
подробное описание детали  Single Chip Fast Ethernet NIC controller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

DM9102AT датащи(HTML) 25 Page - List of Unclassifed Manufacturers

Back Button DM9102AT Datasheet HTML 21Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 22Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 23Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 24Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 25Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 26Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 27Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 28Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 29Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 77 page
background image
DM9102A
Single Chip Fast Ethernet NIC controller
Final
25
Version: DM9102A-DS-F03
August 28, 2000
Control and Status Registers (CR)
The DM9102A implements 16 control and status registers,
which can be accessed by the host. These CRs are double
long word aligned. All CRs are set to their default values by
hardware or software reset unless otherwise specified. All
Control and Status Registers with their definitions and offset
from IO or memory Base Address are shown below:
Register
Description
Offset from CSR
Base Address
Default value
after reset
CR0
System Control Register
00H
FEC00000
CR1
Transmit Descriptor Poll Demand
08H
FFFFFFFF
CR2
Receive Descriptor Poll Demand
10H
FFFFFFFF
CR3
Receive Descriptor Base Address Register
18H
00000000
CR4
Transmit Descriptor Base Address Register
20H
00000000
CR5
Network Status Report Register
28H
FC000000
CR6
Network Operation Mode Register
30H
02040000
CR7
Interrupt Mask Register
38H
FFFE0000
CR8
Statistical Counter Register
40H
00000000
CR9
External Management Access Register
48H
044097FF
CR10
Programming ROM Address Register
50H
Unpredictable
CR11
General Purpose Timer Register
58H
FFFE0000
CR12
PHY Status Register
60H
FFFFFFXX
CR13
Sample Frame Access Register
68H
XXXXXX00
CR14
Sample Frame Data Register
70H
Unpredictable
CR15
Watchdog And Jabber Timer Register
78H
00000000H
Key to Default
In the register description that follows, the default column
takes the form:
<Reset Value>, <Access Type>
Where
'
<Reset Value>:
1
Bit set to logic one
0
Bit set to logic zero
X
No default value
<Access Type>:
RO = Read only
RW = Read/Write
RW/C = Read/Write and Clear
WO = Write only
Reserved bits are shaded and should be written with 0.
Reserved bits are undefined on read access.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com