DM9102AT datasheet(34/77 Pages) ETC

34 / 77 page

DM9102A

Single Chip Fast Ethernet NIC controller

Final

Version: DM9102A-DS-F03

August 28, 2000

RXPS

0,RO

Receive Missed Counter Overflow

This bit is set when the Receive Missed Frame Counter (RXCI) has an overflow

condition. It is a read only register bit.

15:0

RXCI

0,RO

Receive Missed Frame Counter

This is a statistic counter to indicate the Receive Missed Frame Count when there is

a host buffer unavailable condition for receive process.

10. PROM & Management Access Register (CR9)

27 26

21 20

11 10

987

Bit

Name

Default

Description

31:22

Undefined

X,RO

Undefined

LES

0,RO

Load EEPROM status

It is set to indicate the load of EEPROM is finished.

RLM

0,RW

Reload EEPROM

It is set to reload the content of EEPROM.

MDIN

0,RO

MII Management Data_In

This is read only bit to indicate the MDIO input data.

MRW

0,RW

MII Management Read/Write Mode Selection

This bit defines the Read/Write Mode for MII management interface for PHY

access.

MDOUT

0,RW

MII Management Data_Out

This bit is used to generate the output datasignal for the MDIO pin.

MDCLK

0,RW

MII Management Clock

This bit is used to generate the output clock signal for the MDC pin.

MBO

1,RO

Must be One.

MRC

0,RW

Memory Read Control

This bit is set to perform the read operation for the Boot PROM or EEPROM

access.

EWC

0,RW

Memory Write Control

This bit is set to perform the write operation for the Boot PROM (Multiplex mode) or

EEPROM access.

BRS

1,RW

Boot ROM Selected

This bit is set to select the Boot ROM access for memory interface.

ERS

0,RW

EEPROM Selected

This bit is set to select the EEPROM access for memory interface.

XRS

1,RW

External Register Selected

This bit is set to select an external register.

9:8

MBO

1,RO

Must be One

7:0

DATA

1,RW

Data input/output of Boot ROM

This field contains the data which reads from or write to the Boot ROM when the

Boot ROM mode is selected. ( CR9<12> = 1 )

If EEPROM is selected ( CR9<11> = 1 ), then CR9<3:0> are connected the serial

ROM control pins.

DM9102AT датащи(PDF) 34 Page - List of Unclassifed Manufacturers

DM9102AT датащи(HTML) 34 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

датащи скачать

ссылки URL