поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LP3913 датащи(PDF) 32 Page - Texas Instruments

Click here to check the latest version.
номер детали LP3913
подробное описание детали  Power Management IC for Flash Memory-Based Portable Media Players
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

LP3913 датащи(HTML) 32 Page - Texas Instruments

Back Button LP3913 Datasheet HTML 28Page - Texas Instruments LP3913 Datasheet HTML 29Page - Texas Instruments LP3913 Datasheet HTML 30Page - Texas Instruments LP3913 Datasheet HTML 31Page - Texas Instruments LP3913 Datasheet HTML 32Page - Texas Instruments LP3913 Datasheet HTML 33Page - Texas Instruments LP3913 Datasheet HTML 34Page - Texas Instruments LP3913 Datasheet HTML 35Page - Texas Instruments LP3913 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 70 page
background image
ONSTAT
NRST
ONOFF
3 ms
POWERACK
VREFH
t0
64 ms
5 ms
5 ms
38 ms
43 ms
48 ms
58 ms
t1
t2 t3
t4
t5
32 ms
32 ms
deglitch
deglitch
(Bit D4 in PON register and
POWERBACK pin)
VBUCK3
VBUCK2
VBUCK1
VLDO1, VLDO2
(To Microprocessor)
(From Microprocessor)
LP3913
SNVS489I – NOVEMBER 2006 – REVISED SEPTEMBER 2013
www.ti.com
Figure 57. Power Down Caused by External Event
Transition from Active to Standby Mode Due to Expiring POWERACK Deadline
With no external charger present when the system processor fails to acknowledge the power-on in time by
setting either the PACK bit (D4) in the PON register or the POWERACK pin before the 128 ms deadline following
the start of the power-up sequencer, then the NRST is immediately de-asserted and after 2 ms all power sources
will be disabled before transitioning to Standby Mode. This 2 ms delay allows the microprocessor to receive a
clean reset before the power is de-asserted. A new power-on event is then required to transition back to Active
mode.
With either external charger present when the system processor fails to acknowledge the power-on in time by
setting either the PACK bit (D4) in the PON register or the POWERACK pin before the 128 ms deadline following
the start of the power-up sequencer, then the NRST is immediately de-asserted and after 2 ms all power sources
will be disabled before transitioning to Charger Standby Mode.
32
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LP3913



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com