TDA8029HLSLASHC2 datasheet(6/58 Pages) PHILIPS

6 / 58 page

2003 Oct 30

Philips Semiconductors

Product speciﬁcation

Low power single card reader

TDA8029

PINNING

SYMBOL

DESCRIPTION

P17

general purpose I/O

P16

general purpose I/O; card clock generation up to 20 MHz with three times synchronous

frequency doubling (fXTAL, 1/2fXTAL, 1/4fXTAL and 1/8fXTAL)

VDD

supply voltage

GND

ground connection

SDWN_N

shut-down signal input; active LOW

CDEL

connection for an external capacitor determining the Power-on reset pulse width

(typically 1 ms per 2 nF)

I/O

data input/output to/from the card (C7); 14 k

Ω integrated pull-up resistor to V

PRES

card presence detection contact (active HIGH); do not connect to any external pull-up

or pull-down resistor; use with a normally open presence switch

GNDC

card ground (C5); connect to GND in the application

CLK

clock to the card (C3)

VCC

card supply voltage (C1)

RST

card reset (C2)

VUP

output of the DC/DC converter (low ESR 220 nF to PGND)

SAP

DC/DC converter capacitor connection (low ESR 220 nF between SAP and SAM)

SBP

DC/DC converter capacitor connection (low ESR 220 nF between SBP and SBM)

DCIN

power input for the DC/DC converter

SBM

DC/DC converter capacitor connection (low ESR 220 nF between SBP and SBM)

PGND

ground for the DC/DC converter

SAM

DC/DC converter capacitor connection (low ESR 220 nF between SAP and SAM)

TEST

used for test purpose; connect to GND in the application

EA_N

control signal for microcontroller; connect to VDD in the application

ALE

control signal for the microcontroller; leave open in the application

PSEN_N

control signal for the microcontroller; leave open in the application

P27

general purpose I/O

P26

general purpose I/O

XTAL1

external crystal connection or input for an external clock signal

XTAL2

external crystal connection; leave open if an external clock is applied to XTAL1

RESET

reset input from the host (active HIGH); integrated pull-down resistor to GND

P32/INT0_N

interrupt signal from the smart card interface; leave open in the application

P33/INT1_N

external interrupt input or general purpose I/O; may be left open if not used

P31/TX

transmission line for serial communication with the host

P30/RX

reception line for serial communication with the host

TDA8029HL/C2 датащи(PDF) 6 Page - NXP Semiconductors

TDA8029HL/C2 датащи(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

датащи скачать

ссылки URL