поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0319 датащи(PDF) 106 Page - STMicroelectronics

номер детали RM0319
подробное описание детали  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0319 датащи(HTML) 106 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 102Page - STMicroelectronics RM0319 Datasheet HTML 103Page - STMicroelectronics RM0319 Datasheet HTML 104Page - STMicroelectronics RM0319 Datasheet HTML 105Page - STMicroelectronics RM0319 Datasheet HTML 106Page - STMicroelectronics RM0319 Datasheet HTML 107Page - STMicroelectronics RM0319 Datasheet HTML 108Page - STMicroelectronics RM0319 Datasheet HTML 109Page - STMicroelectronics RM0319 Datasheet HTML 110Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 368 page
background image
External memory interface (EMI)
RM0319
106/368
Doc ID 022640 Rev 3
Figure 26.
EMI read cycle
Note:
EMI_WAIT# can be used to increase the cycle time (slow peripherals).
9.3.2
Data flow
The data transfer protocol will be based on the timing diagrams shown in EMI cycle
definition. Prior to any read/write operation, the timing and control registers should be
programmed. The timing registers will be used to time the EMI-interface signals in respect to
the HCLK cycles. There are different registers for EMI-interface signals for extending them
to a specified number of HCLK cycles. The Control register provides information about the
peripheral connected.
If a write operation is desired on the peripheral, then an AHB write operation is initiated.
Similarly, for a read operation AHB read is done. The EMI supports 8 bit and 16 bit
peripherals. The following table lists the transactions supported by EMI:
For transactions not supported, AHB Error is generated on the bus and an interrupt is
raised. Interrupt can be checked in the IRQ register.
The data phase (i.e. the data bus along with the control signals) will be extended until the
EMI_WAIT# is asserted low by the external peripheral. If this feature is not used, as
mentioned in the Ack_reg, this signal is ignored.
Following timing diagrams details the timing and flow of different signals and also indicates
which registers corresponds to what timings.
READ DATA
BE#[3:0]
ADDR[28:0]
EMI_ADB
EMI_ADDLE
EMI_CE#
EMI_OE#
EMI_WAIT#
Table 35.
EMI data flow
Peripheral Connected
AHB Access
Support
16 bit
32 bit
No (AHB Error, Interrupt)
16 bit
16 bit
Yes
16 bit
8 bit
Yes
8 bit
32 bit
No (AHB Error, Interrupt)
8 bit
16 bit
No (AHB Error, Interrupt)
8 bit
8 bit
Yes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com