поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM0056 датащи(PDF) 138 Page - STMicroelectronics

номер детали PM0056
подробное описание детали  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0056 датащи(HTML) 138 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 134Page - STMicroelectronics PM0056 Datasheet HTML 135Page - STMicroelectronics PM0056 Datasheet HTML 136Page - STMicroelectronics PM0056 Datasheet HTML 137Page - STMicroelectronics PM0056 Datasheet HTML 138Page - STMicroelectronics PM0056 Datasheet HTML 139Page - STMicroelectronics PM0056 Datasheet HTML 140Page - STMicroelectronics PM0056 Datasheet HTML 141Page - STMicroelectronics PM0056 Datasheet HTML 142Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 156 page
background image
Core peripherals
PM0056
138/156
DocID15491 Rev 5
4.4.8
System handler priority registers (SHPRx)
The SHPR1-SHPR3 registers set the priority level, 0 to 15 of the exception handlers that
have configurable priority.
SHPR1-SHPR3 are byte accessible.
The system fault handlers and the priority field and register for each handler are:
Each PRI_N field is 8 bits wide, but the processor implements only bits[7:4] of each field,
and bits[3:0] read as zero and ignore writes.
Bit 3
UNALIGN_ TRP
Enables unaligned access traps:
0: Do not trap unaligned halfword and word accesses
1: Trap unaligned halfword and word accesses.
If this bit is set to 1, an unaligned access generates a usage fault.
Unaligned LDM, STM, LDRD, and STRD instructions always fault irrespective of whether
UNALIGN_TRP is set to 1.
Bit 2
Reserved, must be kept cleared
Bit 1
USERSETMPEND
Enables unprivileged software access to the STIR, see Software trigger interrupt register
(NVIC_STIR) on page 126:
0: Disable
1: Enable.
Bit 0
NONBASETHRDENA
Configures how the processor enters Thread mode.
0: Processor can enter Thread mode only when no exception is active.
1: Processor can enter Thread mode from any level under the control of an EXC_RETURN
value, see Exception return on page 39.
Table 46. System fault handler priority fields
Handler
Field
Register description
Memory management fault
PRI_4
System handler priority register 1 (SCB_SHPR1)
Bus fault
PRI_5
Usage fault
PRI_6
SVCall
PRI_11
System handler priority register 2 (SCB_SHPR2) on
page 139
PendSV
PRI_14
System handler priority register 3 (SCB_SHPR3) on
page 140
SysTick
PRI_15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com