поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PIC18F242 датащи(PDF) 59 Page - Microchip Technology

номер детали PIC18F242
подробное описание детали  High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F242 датащи(HTML) 59 Page - Microchip Technology

Back Button PIC18F242 Datasheet HTML 55Page - Microchip Technology PIC18F242 Datasheet HTML 56Page - Microchip Technology PIC18F242 Datasheet HTML 57Page - Microchip Technology PIC18F242 Datasheet HTML 58Page - Microchip Technology PIC18F242 Datasheet HTML 59Page - Microchip Technology PIC18F242 Datasheet HTML 60Page - Microchip Technology PIC18F242 Datasheet HTML 61Page - Microchip Technology PIC18F242 Datasheet HTML 62Page - Microchip Technology PIC18F242 Datasheet HTML 63Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 332 page
background image
© 2006 Microchip Technology Inc.
DS39564C-page 57
PIC18FXX2
REGISTER 5-1:
EECON1 REGISTER (ADDRESS FA6h)
R/W-x
R/W-x
U-0
R/W-0
R/W-x
R/W-0
R/S-0
R/S-0
EEPGD
CFGS
FREE
WRERR
WREN
WR
RD
bit 7
bit 0
bit 7
EEPGD: FLASH Program or Data EEPROM Memory Select bit
1
= Access FLASH Program memory
0
= Access Data EEPROM memory
bit 6
CFGS: FLASH Program/Data EE or Configuration Select bit
1
= Access Configuration registers
0
= Access FLASH Program or Data EEPROM memory
bit 5
Unimplemented: Read as '0'
bit 4
FREE: FLASH Row Erase Enable bit
1
= Erase the program memory row addressed by TBLPTR on the next WR command
(cleared by completion of erase operation)
0
= Perform write only
bit 3
WRERR: FLASH Program/Data EE Error Flag bit
1
= A write operation is prematurely terminated
(any RESET during self-timed programming in normal operation)
0
= The write operation completed
Note:
When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows
tracing of the error condition.
bit 2
WREN: FLASH Program/Data EE Write Enable bit
1
= Allows write cycles
0
= Inhibits write to the EEPROM
bit 1
WR: Write Control bit
1
= Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.
(The operation is self timed and the bit is cleared by hardware once write is complete. The
WR bit can only be set (not cleared) in software.)
0
= Write cycle to the EEPROM is complete
bit 0
RD: Read Control bit
1
= Initiates an EEPROM read
(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared)
in software. RD bit cannot be set when EEPGD = 1.)
0
= Does not initiate an EEPROM read
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com