JS28F256P30B95A datasheet(33/97 Pages) MICRON

33 / 97 page

August 2008

Datasheet

Order Number: 306666-12

P30

only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write

cycles should be issued to the device until SR[0] = 0 and the device is ready for the

next buffer fill.

Note:

Any spurious writes are ignored after a buffer fill operation and when internal program is

proceeding.

The host programming system continues the BEFP algorithm by providing the next

group of data words to be written to the buffer. Alternatively, it can terminate this

phase by changing the block address to one outside of the current block’s range.

The Program/Verify phase concludes when the programmer writes to a different block

address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the

device enters the BEFP Exit phase.

8.4.4

BEFP Exit Phase

When SR[7] is set, the device has returned to normal operating conditions. A full status

check should be performed at this time to ensure the entire block programmed

successfully. When exiting the BEFP algorithm with a block address change, the read

mode will not change. After BEFP exit, any valid command can be issued to the device.

8.5

Program Suspend

Issuing the Program Suspend command while programming suspends the

programming operation. This allows data to be accessed from the device other than the

one being programmed. The Program Suspend command can be issued to any device

address. A program operation can be suspended to perform reads only. Additionally, a

program operation that is running during an erase suspend can be suspended to

perform a read operation (see Figure 35, “Program Suspend/Resume Flowchart” on

page 81).

When a programming operation is executing, issuing the Program Suspend command

requests the WSM to suspend the programming algorithm at predetermined points. The

device continues to output Status Register data after the Program Suspend command is

issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend

latency is specified in Section 16.0, “Program and Erase Characteristics” on page 67.

To read data from the device, the Read Array command must be issued. Read Array,

Read Status Register, Read Device Identifier, Read CFI, and Program Resume are valid

commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing

active current. VPP must remain at its programming level, and WP# must remain

unchanged while in program suspend. If RST# is asserted, the device is reset.

8.6

Program Resume

The Resume command instructs the device to continue programming, and

automatically clears Status Register bits SR[7,2]. This command can be written to any

address. If error bits are set, the Status Register should be cleared before issuing the

next instruction. RST# must remain deasserted (see Figure 35, “Program Suspend/

Resume Flowchart” on page 81).

JS28F256P30B95A датащи(PDF) 33 Page - Micron Technology

JS28F256P30B95A датащи(HTML) 33 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

датащи скачать

ссылки URL