 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
OR2C04A датащи(PDF) 97 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
OR2C04A датащи(HTML) 97 Page - List of Unclassifed Manufacturers |
|
|
97 / 192 page  Data Sheet June 1999 ORCA Series 2 FPGAs Lucent Technologies Inc. 97 B10 PT6D PT7D PT8D PT9D PT10D I/O C10 PT6C PT7C PT8C PT9C PT10C I/O D10 PT6B PT7B PT8B PT9B PT10B I/O-VDD5 A9 PT6A PT7A PT8A PT9A PT10A I/O-D2 B9 PT5D PT6D PT7D PT8D PT9D I/O-D1 C9 PT5C PT6C PT7C PT8C PT9C I/O D9 PT5B PT6B PT7B PT8B PT9B I/O A8 PT5A PT6A PT7A PT8A PT9A I/O-D0/DIN B8 PT4D PT5D PT6D PT7D PT8D I/O C8 PT4C PT5C PT6C PT7C PT8C I/O A7 PT4B PT5B PT6B PT7B PT8B I/O B7 PT4A PT5A PT6A PT7A PT8A I/O-DOUT A6 PT3D PT4D PT5D PT6D PT7D I/O C7 PT3C PT4C PT5A PT6A PT7A I/O B6 PT3B PT4B PT4D PT5C PT6C I/O A5 PT3A PT4A PT4A PT5A PT6A I/O-TDI D7 PT2D PT3D PT3D PT4D PT5D I/O C6 PT2C PT3C PT3C PT4A PT5A I/O-VDD5 B5 PT2B PT3B PT3B PT3D PT4D I/O A4 PT2A PT3A PT3A PT3A PT4A I/O-TMS C5 — PT2D PT2D PT2D PT3D I/O B4 PT1D PT2C PT2C PT2C PT3A I/O A3 PT1C PT2B PT2B PT2B PT2D I/O D5 PT1B PT2A PT2A PT2A PT2A I/O C4 — PT1D PT1D PT1D PT1D I/O B3 — PT1C PT1C PT1C PT1C I/O B2 — PT1B PT1B PT1B PT1B I/O A2 PT1A PT1A PT1A PT1A PT1A I/O-TCK C3 RD_DATA/TDO RD_DATA/TDO RD_DATA/TDO RD_DATA/TDO RD_DATA/TDO RD_DATA/TDO A1 VSS VSS VSS VSS VSS VSS D4 VSS VSS VSS VSS VSS VSS D8 VSS VSS VSS VSS VSS VSS D13 VSS VSS VSS VSS VSS VSS D17 VSS VSS VSS VSS VSS VSS H4 VSS VSS VSS VSS VSS VSS H17 VSS VSS VSS VSS VSS VSS N4 VSS VSS VSS VSS VSS VSS N17 VSS VSS VSS VSS VSS VSS U4 VSS VSS VSS VSS VSS VSS Pin Information (continued) Table 25. OR2C/2T06A, OR2C/2T08A, OR2C/2T10A, OR2C/2T12A, and OR2C/2T15A/B 256-Pin PBGA Pinout (continued) Pin 2C/2T06A Pad 2C/2T08A Pad 2C/2T10A Pad 2C/2T12A Pad 2C/2T15A/B Pad Function Notes: The W3 pin on the 256-pin PBGA package is unconnected for all devices listed in this table. The OR2C/2T08A do not have bond pads connected to the 256-pin PBGA package pins F2 and Y17. The pins labeled I/O-VDD5 are user I/Os for the OR2CxxA and OR2TxxB series, but they are connected to VDD5 for the OR2TxxA series. The pins labeled VSS-ETC are the 4 x 4 array of thermal balls located at the center of the package. The balls can be attached to the ground plane of the board for enhanced thermal capability (see Table 29), or they can be left unconnected. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
