поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC16IS752IPW датащи(PDF) 49 Page - NXP Semiconductors

номер детали SC16IS752IPW
подробное описание детали  Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC16IS752IPW датащи(HTML) 49 Page - NXP Semiconductors

Back Button SC16IS752IPW Datasheet HTML 45Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 46Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 47Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 48Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 49Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 50Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 51Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 52Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 53Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 59 page
background image
SC16IS752_SC16IS762_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 19 May 2008
49 of 59
NXP Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
Table 39.
SPI-bus timing specifications
All the timing limits are valid within the operating supply voltage, ambient temperature range and output load;
VDD = 2.5 V ± 0.2 V, Tamb = −40 °Cto+85 °C; or VDD = 3.3 V ± 0.3 V, Tamb = −40 °Cto+95 °C; VIL and VIH refer to input
voltage of VSS to VDD. All output load = 25 pF, unless otherwise specified.
Symbol
Parameter
Conditions
VDD = 2.5 V
VDD = 3.3 V
Unit
Min
Max
Min
Max
tTR
CS HIGH to SO 3-state
CL = 100 pF
-
100
-
100
ns
tCSS
CS to SCLK setup time
100
-
100
-
ns
tCSH
CS to SCLK hold time
5
-
5
-
ns
tDO
SCLK fall to SO valid delay time
CL = 100 pF
-
25
-
20
ns
tDS
SI to SCLK setup time
10
-
10
-
ns
tDH
SI to SCLK hold time
10
-
10
-
ns
tCP
SCLK period
tCL + tCH
83
-
67
-
ns
tCH
SCLK HIGH time
30
-
25
-
ns
tCL
SCLK LOW time
30
-
25
-
ns
tCSW
CS HIGH pulse width
200
-
200
-
ns
td9
SPI output data valid time
200
-
200
-
ns
td10
SPI modem output data valid time
200
-
200
-
ns
td11
SPI transmit interrupt clear time
200
-
200
-
ns
td12
SPI modem input interrupt clear time
200
-
200
-
ns
td13
SPI interrupt clear time
200
-
200
-
ns
td14
SPI receive interrupt clear time
200
-
200
-
ns
tw(rst)
reset pulse width
3
-
3
-
µs
Fig 30. Detailed SPI-bus timing
tCSH
tCSS
tCL
tCH
tCSH
tDO
tTR
tDS
tDH
SO
SI
SCLK
CS
002aab066
tCSW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com