поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC16IS752IPW датащи(PDF) 40 Page - NXP Semiconductors

номер детали SC16IS752IPW
подробное описание детали  Dual UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC16IS752IPW датащи(HTML) 40 Page - NXP Semiconductors

Back Button SC16IS752IPW Datasheet HTML 36Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 37Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 38Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 39Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 40Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 41Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 42Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 43Page - NXP Semiconductors SC16IS752IPW Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 59 page
background image
SC16IS752_SC16IS762_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 19 May 2008
40 of 59
NXP Semiconductors
SC16IS752/SC16IS762
Dual UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
The register read cycle (see Figure 19) commences in a similar manner, with the master
sending a slave address with the direction bit set to WRITE with a following subaddress.
Then, in order to reverse the direction of the transfer, the master issues a Repeated
START followed again by the device address, but this time with the direction bit set to
READ. The data bytes starting at the internal subaddress will be clocked out of the device,
each followed by a master-generated acknowledge. The last byte of the read cycle will be
followed by a negative acknowledge, signalling the end of transfer. The cycle is terminated
by a STOP signal.
White block: host to SC16IS752/SC16IS762
Grey block: SC16IS752/SC16IS762 to host
(1) See Table 33 for additional information.
Fig 18. Master writes to slave
S
SLAVE ADDRESS
002aab047
W
A
REGISTER ADDRESS(1)
A
nDATA
A
P
White block: host to SC16IS752/SC16IS762
Grey block: SC16IS752/SC16IS762 to host
(1) See Table 33 for additional information.
Fig 19. Master read from slave
S
SLAVE ADDRESS
002aab048
W
A
REGISTER ADDRESS(1)
A
NA
P
S
SLAVE ADDRESS
R
A
nDATA
A
LAST DATA
Table 33.
Register address byte (I2C)
Bit
Name
Function
7
-
not used
6:3
A[3:0]
UART’s internal register select
2:1
CH1, CH0
Channel select.
00 = channel A
01 = channel B
10 = reserved
11 = reserved
0
-
not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com