| поискавой системы для электроныых деталей |
|
APEX20KC датащи(PDF) 25 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
APEX20KC датащи(HTML) 25 Page - Altera Corporation |
|
25 / 90 page ![]() Altera Corporation 25 APEX 20KC Programmable Logic Device Data Sheet Figure 13. Product-Term Logic in ESB Macrocells APEX 20KC macrocells can be configured individually for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. Combinatorial logic is implemented in the product terms. The product- term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as parallel expanders to be used to increase the logic available to another macrocell. One product term can be inverted; the Quartus II software uses this feature to perform De Morgan’s inversion for more efficient implementation of wide OR functions. The Quartus II Compiler can use a NOT-gate push-back technique to emulate an asynchronous preset. Figure 14 shows the APEX 20KC macrocell. Global Signals Dedicated Clocks Macrocell Inputs (1 to 16) CLK[1..0] ENA[1..0] CLRN[1..0] From Adjacent LAB MegaLAB Interconnect To Row and Column Interconnect 2 16 32 2 2 44 65 Local Interconnect 9 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |